vlsi verilig .mac modified design accumulate multiply and accumulate design
See more