SlideShare a Scribd company logo
1 of 27
Assemblers
Assemblers
Assembler is a program for converting instructions written in low-level assembly
code into relocatable machine code and generating along information for the loader.
It generates instructions by evaluating the mnemonics (symbols) in operation field
and find the value of symbol and literals to produce machine code.
Assembly Program:
• Firstly, We will take a small assembly language program to understand the working in their respective
passes. Assembly language statement format:
• [Label] [Opcode] [operand]
Example: M ADD R1, ='3'
where, M - Label; ADD - symbolic opcode; R1 - symbolic register operand; (='3') - Literal
Assembly Program:
Label Op-code operand LC value(Location counter)
JOHN START 200
MOVER R1, ='3' 200
MOVEM R1, X 201
L1 MOVER R2, ='2' 202
LTORG 203
X DS 1 204
END 205
Basic Assembler Functions
Assembler directives are pseudo instructions:
They provide instructions to the assembler itself
 They are not translated into machine operation codes .
SIC assembler directive
START : specify name & starting address
END : end of source program, specify the first execution instruction BYTE,
WORD, RESB, RESW
End of record : a null char (00)
Basic Assembler Functions
VAX Architecture
Data Format :
Integers are stored as Binary numbers in byte, word, longword, quadword or
octaword.
Characters are represented using 8-bit ASCII codes.
Floating points are represented using four different floating-point formats of length
ranging from 4 to 16 bytes.
Two of these -PDP-11
• Instruction Formats: VAX machine architecture use a variable-length instruction format. Each
instruction consists of an operand code (1 or 2 bytes) followed by up to six operand specifier,
depending on the type of instruction.
• Addressing Modes: VAX architecture use a large number of addressing modes. There are number
of modes available such as register mode, register deferred mode, autoincrement and
autodecrement mode. There are also base relative addressing modes, with displacement fields of
different lengths. Program counter relative mode is also used to deal with PC register.
• Instruction Set: In VAX systems instruction mnemonics are formed by combining following
elements:
– Prefix: A Prefix specifies the type of operation.
– Suffix: A Suffix specifies the data type of the operands.
– Modifier: A modifier specifies the number of operand involved.
• Input and Output: I/O device controller are used to implement I/O on VAX architecture. Each
controller has a set of control/status. The portion of the space into which the device controller
register are mapped is called I/O space.
Pentium Pro Architecture
• Memory
– consists of 8-bit bytes, all addresses used are byte
addresses.
– Two consecutive bytes form a word, four bytes form
a double word (dword).
– Viewed as collection of segments, and,
• address = segment number + offset.
There are code, data, stack , extra segments.
Pentium Pro Architecture
Pentium Pro Architecture
• Registers
 There are 32-bit, eight GPRs, namely EAX, EBX, ECX,
EDX, ESI, EDI, EBP, ESP.
 EAX, EBX, ECX, EDX – are used for data manipulation,
other four are used to hold addresses.
 EIP – 32-bit contains pointer to next instruction to be
executed.
 FLAGS is an 32 - bit flag register. CS, SS, DS, ES, FS, GS
are the six 16-bit segment registers.
Pentium Pro Architecture
• Data Formats –
 Integers are stored as 8, 16, or 32 bit binary
numbers, 2’s complement for negative numbers,
BCD is also used in the form of unpacked BCD,
packed BCD(Binary Coded Decimal).
 There are three floating point data formats, they
are single, double, and extended- precision.
Characters are stored as one per byte – ASCII codes.
Pentium Pro Architecture
Instruction Formats –
• All the Pentium Pro instruction uses basic format.
The basic format for Pentium Pro Instructions is:
– Prefix: A Prefix specifies the operation of an instruction.
– Suffix: A Suffix specifies the data type of the operands.
– Modifier: A modifier specifies the number of operand involved.
• The Opcode is the only element that is present in every instruction. Other
elements may or may not present or may be of different lengths depending
on the operations of instructions.
Pentium Pro Architecture
• Addressing Modes:
Pentium Pro Architecture have a very large number of Addressing modes.
Operands value is specified either by using Immediate mode or by using register
mode. Operands stored in memory are specified using variation of the Target
address (TA) calculation:
TA = (base register) + (index register) * (scale factor) + displacement
 Base register: Any general-purpose register may be used as a base register.
 Index register: Any general-purpose register except ESP can be used as an
index register.
 Scale Factor: Scale factor may have values 1, 2, 4 or 8.
 Displacement: Displacement may have 8-, 18-, or 32-bit values.
Pentium Pro Architecture
Pentium Pro Architecture
Instruction Set:
Pentium Pro Architecture has a large and complex instruction
set having more than 400 different machine instructions.
 An instruction may have zero, one, two, or three operands.
There are Register-to-Register instructions, Register-to-
Memory instructions and Memory-to-Memory instructions.
In Pentium Pro Architecture there are some special-purpose
registers to perform operations required in the high-level
programming languages.
Input and Output:
 Input instruction transfer one byte, word or doubleword
at a time from an I/O port into register EAX.
 Output instruction transfer one byte, word or
doubleword from EAX to an I/O port.
 Entire string can be transferred using single operation.
Pentium Pro Architecture
THANK YOU

More Related Content

Similar to SS-assemblers 1.pptx

Introduction to Simplified instruction computer or SIC/XE
Introduction to Simplified instruction computer or SIC/XEIntroduction to Simplified instruction computer or SIC/XE
Introduction to Simplified instruction computer or SIC/XETemesgen Molla
 
Simplified instructional computer
Simplified instructional computerSimplified instructional computer
Simplified instructional computerKirby Fabro
 
Internal architecture-of-8086
Internal architecture-of-8086Internal architecture-of-8086
Internal architecture-of-8086Estiak Khan
 
Part I:Introduction to assembly language
Part I:Introduction to assembly languagePart I:Introduction to assembly language
Part I:Introduction to assembly languageAhmed M. Abed
 
Unit 3 assembler and processor
Unit 3   assembler and processorUnit 3   assembler and processor
Unit 3 assembler and processorAbha Damani
 
Introduction to Processor Design and ARM Processor
Introduction to Processor Design and ARM ProcessorIntroduction to Processor Design and ARM Processor
Introduction to Processor Design and ARM ProcessorDarling Jemima
 
Arm cortex-m4 programmer model
Arm cortex-m4 programmer modelArm cortex-m4 programmer model
Arm cortex-m4 programmer modelMohammed Gomaa
 
Ch12- instruction sets- char & funct.pdf
Ch12- instruction sets- char & funct.pdfCh12- instruction sets- char & funct.pdf
Ch12- instruction sets- char & funct.pdfsaimawarsi
 
EC8791 ARM Processor and Peripherals.pptx
EC8791 ARM Processor and Peripherals.pptxEC8791 ARM Processor and Peripherals.pptx
EC8791 ARM Processor and Peripherals.pptxdeviifet2015
 
UNIT 2_ESD.pdf
UNIT 2_ESD.pdfUNIT 2_ESD.pdf
UNIT 2_ESD.pdfSaralaT3
 
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral IntegrationA 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral IntegrationTalal Khaliq
 

Similar to SS-assemblers 1.pptx (20)

Introduction to Simplified instruction computer or SIC/XE
Introduction to Simplified instruction computer or SIC/XEIntroduction to Simplified instruction computer or SIC/XE
Introduction to Simplified instruction computer or SIC/XE
 
Kirby, Fabro
Kirby, FabroKirby, Fabro
Kirby, Fabro
 
Simplified instructional computer
Simplified instructional computerSimplified instructional computer
Simplified instructional computer
 
Mod 3.pptx
Mod 3.pptxMod 3.pptx
Mod 3.pptx
 
Internal architecture-of-8086
Internal architecture-of-8086Internal architecture-of-8086
Internal architecture-of-8086
 
Cao 2012
Cao 2012Cao 2012
Cao 2012
 
Part I:Introduction to assembly language
Part I:Introduction to assembly languagePart I:Introduction to assembly language
Part I:Introduction to assembly language
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
 
x86_1.ppt
x86_1.pptx86_1.ppt
x86_1.ppt
 
Unit 3 assembler and processor
Unit 3   assembler and processorUnit 3   assembler and processor
Unit 3 assembler and processor
 
Introduction to Processor Design and ARM Processor
Introduction to Processor Design and ARM ProcessorIntroduction to Processor Design and ARM Processor
Introduction to Processor Design and ARM Processor
 
Amp
AmpAmp
Amp
 
Arm cortex-m4 programmer model
Arm cortex-m4 programmer modelArm cortex-m4 programmer model
Arm cortex-m4 programmer model
 
9.cs instrset
9.cs instrset9.cs instrset
9.cs instrset
 
Ch12- instruction sets- char & funct.pdf
Ch12- instruction sets- char & funct.pdfCh12- instruction sets- char & funct.pdf
Ch12- instruction sets- char & funct.pdf
 
EC8791 ARM Processor and Peripherals.pptx
EC8791 ARM Processor and Peripherals.pptxEC8791 ARM Processor and Peripherals.pptx
EC8791 ARM Processor and Peripherals.pptx
 
Pentium processor
Pentium processorPentium processor
Pentium processor
 
U I - 4. 80386 Real mode.pptx
U I - 4. 80386 Real mode.pptxU I - 4. 80386 Real mode.pptx
U I - 4. 80386 Real mode.pptx
 
UNIT 2_ESD.pdf
UNIT 2_ESD.pdfUNIT 2_ESD.pdf
UNIT 2_ESD.pdf
 
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral IntegrationA 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
 

More from kalavathisugan

More from kalavathisugan (12)

Serial Communication.pptx
Serial Communication.pptxSerial Communication.pptx
Serial Communication.pptx
 
Timer and counting.pptx
Timer and counting.pptxTimer and counting.pptx
Timer and counting.pptx
 
SS-SIC (1).pptx
SS-SIC (1).pptxSS-SIC (1).pptx
SS-SIC (1).pptx
 
Chapter 3.4.pptx
Chapter 3.4.pptxChapter 3.4.pptx
Chapter 3.4.pptx
 
Cloud Computing 1.3.pptx
Cloud Computing 1.3.pptxCloud Computing 1.3.pptx
Cloud Computing 1.3.pptx
 
Cloud computing 2.pptx
Cloud computing 2.pptxCloud computing 2.pptx
Cloud computing 2.pptx
 
Data reduction
Data reductionData reduction
Data reduction
 
Data integration
Data integrationData integration
Data integration
 
Data pre processing
Data pre processingData pre processing
Data pre processing
 
Games
GamesGames
Games
 
Functions in c
Functions in cFunctions in c
Functions in c
 
Structures in c
Structures in cStructures in c
Structures in c
 

Recently uploaded

18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdfssuser54595a
 
mini mental status format.docx
mini    mental       status     format.docxmini    mental       status     format.docx
mini mental status format.docxPoojaSen20
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introductionMaksud Ahmed
 
Micromeritics - Fundamental and Derived Properties of Powders
Micromeritics - Fundamental and Derived Properties of PowdersMicromeritics - Fundamental and Derived Properties of Powders
Micromeritics - Fundamental and Derived Properties of PowdersChitralekhaTherkar
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactdawncurless
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3JemimahLaneBuaron
 
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptxPOINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptxSayali Powar
 
MENTAL STATUS EXAMINATION format.docx
MENTAL     STATUS EXAMINATION format.docxMENTAL     STATUS EXAMINATION format.docx
MENTAL STATUS EXAMINATION format.docxPoojaSen20
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptxVS Mahajan Coaching Centre
 
Alper Gobel In Media Res Media Component
Alper Gobel In Media Res Media ComponentAlper Gobel In Media Res Media Component
Alper Gobel In Media Res Media ComponentInMediaRes1
 
Crayon Activity Handout For the Crayon A
Crayon Activity Handout For the Crayon ACrayon Activity Handout For the Crayon A
Crayon Activity Handout For the Crayon AUnboundStockton
 
How to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxHow to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxmanuelaromero2013
 
Science 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsScience 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsKarinaGenton
 
Introduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher EducationIntroduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher Educationpboyjonauth
 
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...Marc Dusseiller Dusjagr
 
Concept of Vouching. B.Com(Hons) /B.Compdf
Concept of Vouching. B.Com(Hons) /B.CompdfConcept of Vouching. B.Com(Hons) /B.Compdf
Concept of Vouching. B.Com(Hons) /B.CompdfUmakantAnnand
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Sapana Sha
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxNirmalaLoungPoorunde1
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)eniolaolutunde
 

Recently uploaded (20)

Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
 
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
 
mini mental status format.docx
mini    mental       status     format.docxmini    mental       status     format.docx
mini mental status format.docx
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
Micromeritics - Fundamental and Derived Properties of Powders
Micromeritics - Fundamental and Derived Properties of PowdersMicromeritics - Fundamental and Derived Properties of Powders
Micromeritics - Fundamental and Derived Properties of Powders
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impact
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3
 
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptxPOINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
 
MENTAL STATUS EXAMINATION format.docx
MENTAL     STATUS EXAMINATION format.docxMENTAL     STATUS EXAMINATION format.docx
MENTAL STATUS EXAMINATION format.docx
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
 
Alper Gobel In Media Res Media Component
Alper Gobel In Media Res Media ComponentAlper Gobel In Media Res Media Component
Alper Gobel In Media Res Media Component
 
Crayon Activity Handout For the Crayon A
Crayon Activity Handout For the Crayon ACrayon Activity Handout For the Crayon A
Crayon Activity Handout For the Crayon A
 
How to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxHow to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptx
 
Science 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsScience 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its Characteristics
 
Introduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher EducationIntroduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher Education
 
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
 
Concept of Vouching. B.Com(Hons) /B.Compdf
Concept of Vouching. B.Com(Hons) /B.CompdfConcept of Vouching. B.Com(Hons) /B.Compdf
Concept of Vouching. B.Com(Hons) /B.Compdf
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptx
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)
 

SS-assemblers 1.pptx

  • 2. Assemblers Assembler is a program for converting instructions written in low-level assembly code into relocatable machine code and generating along information for the loader. It generates instructions by evaluating the mnemonics (symbols) in operation field and find the value of symbol and literals to produce machine code.
  • 3. Assembly Program: • Firstly, We will take a small assembly language program to understand the working in their respective passes. Assembly language statement format: • [Label] [Opcode] [operand] Example: M ADD R1, ='3' where, M - Label; ADD - symbolic opcode; R1 - symbolic register operand; (='3') - Literal Assembly Program: Label Op-code operand LC value(Location counter) JOHN START 200 MOVER R1, ='3' 200 MOVEM R1, X 201 L1 MOVER R2, ='2' 202 LTORG 203 X DS 1 204 END 205
  • 5. Assembler directives are pseudo instructions: They provide instructions to the assembler itself  They are not translated into machine operation codes . SIC assembler directive START : specify name & starting address END : end of source program, specify the first execution instruction BYTE, WORD, RESB, RESW End of record : a null char (00) Basic Assembler Functions
  • 7.
  • 8.
  • 9.
  • 10.
  • 11.
  • 12.
  • 13.
  • 14.
  • 15.
  • 16. Data Format : Integers are stored as Binary numbers in byte, word, longword, quadword or octaword. Characters are represented using 8-bit ASCII codes. Floating points are represented using four different floating-point formats of length ranging from 4 to 16 bytes. Two of these -PDP-11
  • 17. • Instruction Formats: VAX machine architecture use a variable-length instruction format. Each instruction consists of an operand code (1 or 2 bytes) followed by up to six operand specifier, depending on the type of instruction. • Addressing Modes: VAX architecture use a large number of addressing modes. There are number of modes available such as register mode, register deferred mode, autoincrement and autodecrement mode. There are also base relative addressing modes, with displacement fields of different lengths. Program counter relative mode is also used to deal with PC register. • Instruction Set: In VAX systems instruction mnemonics are formed by combining following elements: – Prefix: A Prefix specifies the type of operation. – Suffix: A Suffix specifies the data type of the operands. – Modifier: A modifier specifies the number of operand involved. • Input and Output: I/O device controller are used to implement I/O on VAX architecture. Each controller has a set of control/status. The portion of the space into which the device controller register are mapped is called I/O space.
  • 19. • Memory – consists of 8-bit bytes, all addresses used are byte addresses. – Two consecutive bytes form a word, four bytes form a double word (dword). – Viewed as collection of segments, and, • address = segment number + offset. There are code, data, stack , extra segments. Pentium Pro Architecture
  • 21. • Registers  There are 32-bit, eight GPRs, namely EAX, EBX, ECX, EDX, ESI, EDI, EBP, ESP.  EAX, EBX, ECX, EDX – are used for data manipulation, other four are used to hold addresses.  EIP – 32-bit contains pointer to next instruction to be executed.  FLAGS is an 32 - bit flag register. CS, SS, DS, ES, FS, GS are the six 16-bit segment registers. Pentium Pro Architecture
  • 22. • Data Formats –  Integers are stored as 8, 16, or 32 bit binary numbers, 2’s complement for negative numbers, BCD is also used in the form of unpacked BCD, packed BCD(Binary Coded Decimal).  There are three floating point data formats, they are single, double, and extended- precision. Characters are stored as one per byte – ASCII codes. Pentium Pro Architecture
  • 23. Instruction Formats – • All the Pentium Pro instruction uses basic format. The basic format for Pentium Pro Instructions is: – Prefix: A Prefix specifies the operation of an instruction. – Suffix: A Suffix specifies the data type of the operands. – Modifier: A modifier specifies the number of operand involved. • The Opcode is the only element that is present in every instruction. Other elements may or may not present or may be of different lengths depending on the operations of instructions. Pentium Pro Architecture
  • 24. • Addressing Modes: Pentium Pro Architecture have a very large number of Addressing modes. Operands value is specified either by using Immediate mode or by using register mode. Operands stored in memory are specified using variation of the Target address (TA) calculation: TA = (base register) + (index register) * (scale factor) + displacement  Base register: Any general-purpose register may be used as a base register.  Index register: Any general-purpose register except ESP can be used as an index register.  Scale Factor: Scale factor may have values 1, 2, 4 or 8.  Displacement: Displacement may have 8-, 18-, or 32-bit values. Pentium Pro Architecture
  • 25. Pentium Pro Architecture Instruction Set: Pentium Pro Architecture has a large and complex instruction set having more than 400 different machine instructions.  An instruction may have zero, one, two, or three operands. There are Register-to-Register instructions, Register-to- Memory instructions and Memory-to-Memory instructions. In Pentium Pro Architecture there are some special-purpose registers to perform operations required in the high-level programming languages.
  • 26. Input and Output:  Input instruction transfer one byte, word or doubleword at a time from an I/O port into register EAX.  Output instruction transfer one byte, word or doubleword from EAX to an I/O port.  Entire string can be transferred using single operation. Pentium Pro Architecture