SlideShare a Scribd company logo
1 of 8
Download to read offline
Three band
     Equalizer Design
     Final Report
                            Kenneth Shultz, Bryan Earles,
                            Ahmed A, Carnell H, Zach Baker
                            This report summarizes the Matlab GUI generated to display
                            important design parameters for basic filter designs




EGRE 310 - Final Report

  Professor: Dr. Fillapas

  December 4, 2009
Table of Contents Shortcut


                               Table of contents

 I)    Introduction

 II)   Getting started

 III) Inputs

 IV) Outputs

 V) Saving/Opening designs

 VI) Design Equations




EGRE 07 Three Band Equalizer Design Write up                          Page 2
Table of Contents Shortcut


  I.      Introduction:

The software calculate parameters for a three band pass equalizer. The low and mid
bands are implemented using stagger tuned Antoniou filters, and the high band is
implemented using a single Antoniou filter. The ‘Low,’ ‘Mid,’ and ‘High’ input groups
can be seen in Appendix Fig 8. Each band has its own input parameters for Gain,
Quality Factor, Center Frequency, and Phase. Another useful input is the ‘Fundamental
(Hz):’ input. This is the fundamental frequency of a square wave input signal. The
output figures refresh as the user modifies the inputs, providing a visually interactive
design environment.


II.       Opening the Application

The user must own Matlab 7.50 (R2007b) or higher to run the program. The four
program files needed for proper operation are: threeBandEQ.fig, threeBandEQ.m,
parameterPrintout.fig, and parameterPrintout.m.

       1.) Save all of the program files into a new folder (eg. ‘Lab3 - Three Band Equalizer’).
       2.) In Matlab, change the ‘current directory’ to your new folder address (see Fig 1).




                                Fig 1. Changing Current Directory

       3.) In the Matlab command window type: threeBandEQ
       4.) After a few seconds, the program will execute, and you are ready to play!



III.      Understanding the Inputs:


Each pass band has its own inputs, shown in Fig 2. The gain K is necessary to bring the
filters back to unity gain. This is particularly an issue with the low and mid stagger
tuned bands where increasing the quality factor Q causes loss in gain (NOTE: K is not
the final end user gain adjustment).




EGRE 07 Three Band Equalizer Design Write up                                              Page 3
Table of Contents Shortcut




The low and mid bands have two center frequency inputs LF and RF for ‘Left Center
Frequency,’ and ‘Right Center Frequency’ respectively. These are the center frequencies
for stagger tuning. The high band has only one input F because it is not stagger tuned.
F is the center frequency of the high band.

 Each band has an option to invert phase by 180o. To do this, simply click on the,
‘Phase: 0 deg’ button. This will change the button to read, ‘Phase: 180 deg,’ and invert
respective band phase.

Changes to any of these input parameters will automatically refresh the output figures.




            (a)                            (b)                             (c)

   Fig 2. Filter inputs. (a) input to the low, stagger tuned band (b) input to the mid,
               stagger-tuned band (c) input to the high band centered at F



The final input, shown in Fig 3, allows the user to adjust the fundamental frequency of
the input square wave.




                                   Fig 3. Input signal




EGRE 07 Three Band Equalizer Design Write up                                          Page 4
Table of Contents Shortcut


IV.     Understanding the Outputs:


The outputs are simple and easy to read. The first output, shown in Fig 4, is the
magnitude of the overall response as well as the magnitude of each individual band. Fig
5 is the phase of the overall response as well as the phase of the individual bands. Fig 6
is the time domain analysis of a square wave input. As mentioned before, the user
defines the fundamental frequency generating the time response of the circuit. The
input and output are labeled on the figure. The convenience of these three plots
refreshing as the user changes the filter parameters is invaluable. Instead of tedious
hand calculations and cumbersome Ansoft circuit simulations, the user interacts directly
with the relationships between the frequency and time domains.




Fig 4. Magnitude plot. The red line is the overall filter magnitude, the dotted lines are
                                  the corresponding
                       individual pass band filter magnitudes.




      Fig 5. Phase plot. The red line is the overall filter phase, the dotted lines are the
                     corresponding individual pass band filter phases.



EGRE 07 Three Band Equalizer Design Write up                                              Page 5
Table of Contents Shortcut




 Fig 6. Time domain. The blue square wave is a square wave input to the filter where
the fundamental frequency is defined by the user. Here the Fundamental Frequency is
450 Hz. The red line is the corresponding filter output demonstrating the filters effect
                                     on the input.

Once the desired filter has been designed, the design parameters can be calculated. This
is done simply by clicking ‘View Component Parameters’ at the top left of the program
window. Fig 7. will immediately pop-up displaying the parameters for the filter. A
convenient Print option has been added so the designer can take the parameters to the
lab to construct physically or simulate digitally their new filter.




      Fig 7. Parameter Printout Screen. Provides capacitor values for Antoniou
 implemented filter design. The low and mid bands are staggered tuned, and the high
                           band is a single bass band filter.



EGRE 07 Three Band Equalizer Design Write up                                        Page 6
Table of Contents Shortcut


V.      Saving and Opening Designs:


Saving the design is a simple as clicking File > Save. The user will be prompted to select
a destination folder and choose a file name. To open a save file, simply choose File >
Open and find previously saved projects.

VI.     Design Equations:

                                    ������
                                 ������6 ������
      ������������������   =                                                                            (1)
                           2������������������������
                 ������ 2 + ������              + ������������������������������    2
                           ������������������������������
                                    ������
                                 ������6 ������
      ������������������   =                                                                            (2)
                           2������������
                 ������ 2 + ������ ������ ������������ + ������������������������������         2
                             ������������������������

                ������������������������������ = ������ ∗ ������������������ ∗ ������������������                                           (3)

                   ������ = ������������ + ������������ + ������������                                                  (4)


where H is the overall transfer function of the filter, Hband is the overall transfer function
for the low, mid, or high band, Qband is the user defined quality factor for the low, mid, or
high band (labeled, ‘Q,’ for each band on the user interface), fRF and fLF are the left and
right center frequencies respectively for the stagger tuned filters (labeled ‘LF’ and ‘HF’
on the user interface). The high band filter is not stagger tune and the input ‘F’ is
therefore the center frequency for the overall high filter. Using the user inputs and
setting R = 10 kOhms, the two Antoniou capacitance values can be solved using

                        2������������������������      1
                                   =                                                        (5)
                        ������������������������������   ������6 ������

                                 2
                                              1
                    ������������������������������       =                                                      (6)
                                         ������4 ������6 ������ 2

The value K from (3) is

                      ������ = ������ ∗ ������ℎ������������������                                                   (7)

where phase is either 1 or -1 depending on the user input, and K is a gain adjustment
used to bring the filter (typically stagger tuned) to unity gain.




EGRE 07 Three Band Equalizer Design Write up                                             Page 7
Table of Contents Shortcut


APPENDIX




                Fig8. Main Program Interface.




EGRE 07 Three Band Equalizer Design Write up                       Page 8

More Related Content

What's hot

SDR channelizer by sooraj
SDR channelizer by soorajSDR channelizer by sooraj
SDR channelizer by soorajsooraj yadav
 
Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...IOSR Journals
 
Iaetsd fpga implementation of cordic algorithm for pipelined fft realization and
Iaetsd fpga implementation of cordic algorithm for pipelined fft realization andIaetsd fpga implementation of cordic algorithm for pipelined fft realization and
Iaetsd fpga implementation of cordic algorithm for pipelined fft realization andIaetsd Iaetsd
 
Hybrid protocol for wireless EH network over weibull fading channel: performa...
Hybrid protocol for wireless EH network over weibull fading channel: performa...Hybrid protocol for wireless EH network over weibull fading channel: performa...
Hybrid protocol for wireless EH network over weibull fading channel: performa...IJECEIAES
 
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...ijcisjournal
 
Chapter Seven(1)
Chapter Seven(1)Chapter Seven(1)
Chapter Seven(1)bolovv
 
D ESIGN A ND I MPLEMENTATION OF D IGITAL F ILTER B ANK T O R EDUCE N O...
D ESIGN  A ND  I MPLEMENTATION OF  D IGITAL F ILTER  B ANK  T O  R EDUCE  N O...D ESIGN  A ND  I MPLEMENTATION OF  D IGITAL F ILTER  B ANK  T O  R EDUCE  N O...
D ESIGN A ND I MPLEMENTATION OF D IGITAL F ILTER B ANK T O R EDUCE N O...sipij
 
Multiplier and Accumulator Using Csla
Multiplier and Accumulator Using CslaMultiplier and Accumulator Using Csla
Multiplier and Accumulator Using CslaIOSR Journals
 
Paper id 37201520
Paper id 37201520Paper id 37201520
Paper id 37201520IJRAT
 
Code optimisation presnted
Code optimisation presntedCode optimisation presnted
Code optimisation presntedbhavanatmithun
 
The performance of turbo codes for wireless communication systems
The performance of turbo codes for wireless communication systemsThe performance of turbo codes for wireless communication systems
The performance of turbo codes for wireless communication systemschakravarthy Gopi
 
Principle source of optimazation
Principle source of optimazationPrinciple source of optimazation
Principle source of optimazationSiva Sathya
 
Wave File Features Extraction using Reduced LBP
Wave File Features Extraction using Reduced LBP Wave File Features Extraction using Reduced LBP
Wave File Features Extraction using Reduced LBP IJECEIAES
 
Dw2645274531
Dw2645274531Dw2645274531
Dw2645274531IJMER
 
Chapter Seven(2)
Chapter Seven(2)Chapter Seven(2)
Chapter Seven(2)bolovv
 
Adaptive trilateral filter for hevc standard
Adaptive trilateral filter for hevc standardAdaptive trilateral filter for hevc standard
Adaptive trilateral filter for hevc standardijma
 
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)Enrique Monzo Solves
 

What's hot (18)

SDR channelizer by sooraj
SDR channelizer by soorajSDR channelizer by sooraj
SDR channelizer by sooraj
 
Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...
 
Iaetsd fpga implementation of cordic algorithm for pipelined fft realization and
Iaetsd fpga implementation of cordic algorithm for pipelined fft realization andIaetsd fpga implementation of cordic algorithm for pipelined fft realization and
Iaetsd fpga implementation of cordic algorithm for pipelined fft realization and
 
Hybrid protocol for wireless EH network over weibull fading channel: performa...
Hybrid protocol for wireless EH network over weibull fading channel: performa...Hybrid protocol for wireless EH network over weibull fading channel: performa...
Hybrid protocol for wireless EH network over weibull fading channel: performa...
 
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
 
Chapter Seven(1)
Chapter Seven(1)Chapter Seven(1)
Chapter Seven(1)
 
D ESIGN A ND I MPLEMENTATION OF D IGITAL F ILTER B ANK T O R EDUCE N O...
D ESIGN  A ND  I MPLEMENTATION OF  D IGITAL F ILTER  B ANK  T O  R EDUCE  N O...D ESIGN  A ND  I MPLEMENTATION OF  D IGITAL F ILTER  B ANK  T O  R EDUCE  N O...
D ESIGN A ND I MPLEMENTATION OF D IGITAL F ILTER B ANK T O R EDUCE N O...
 
Multiplier and Accumulator Using Csla
Multiplier and Accumulator Using CslaMultiplier and Accumulator Using Csla
Multiplier and Accumulator Using Csla
 
Eq36876880
Eq36876880Eq36876880
Eq36876880
 
Paper id 37201520
Paper id 37201520Paper id 37201520
Paper id 37201520
 
Code optimisation presnted
Code optimisation presntedCode optimisation presnted
Code optimisation presnted
 
The performance of turbo codes for wireless communication systems
The performance of turbo codes for wireless communication systemsThe performance of turbo codes for wireless communication systems
The performance of turbo codes for wireless communication systems
 
Principle source of optimazation
Principle source of optimazationPrinciple source of optimazation
Principle source of optimazation
 
Wave File Features Extraction using Reduced LBP
Wave File Features Extraction using Reduced LBP Wave File Features Extraction using Reduced LBP
Wave File Features Extraction using Reduced LBP
 
Dw2645274531
Dw2645274531Dw2645274531
Dw2645274531
 
Chapter Seven(2)
Chapter Seven(2)Chapter Seven(2)
Chapter Seven(2)
 
Adaptive trilateral filter for hevc standard
Adaptive trilateral filter for hevc standardAdaptive trilateral filter for hevc standard
Adaptive trilateral filter for hevc standard
 
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)
 

Similar to Three Band Equalizer Design GUI and Report

igorFreire_UCI_real-time-dsp_reports
igorFreire_UCI_real-time-dsp_reportsigorFreire_UCI_real-time-dsp_reports
igorFreire_UCI_real-time-dsp_reportsIgor Freire
 
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
FPGA Implementation of FIR Filter using Various Algorithms: A RetrospectiveFPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
FPGA Implementation of FIR Filter using Various Algorithms: A RetrospectiveIJORCS
 
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2ozgur_can
 
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...IJERA Editor
 
FPGA based BCH Decoder
FPGA based BCH DecoderFPGA based BCH Decoder
FPGA based BCH Decoderijsrd.com
 
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET-  	  Asic Implementation of Efficient Error Detection for Floating Poin...IRJET-  	  Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...IRJET Journal
 
Analysis Of Transmission Line Using MATLAB Software
Analysis Of Transmission Line Using MATLAB SoftwareAnalysis Of Transmission Line Using MATLAB Software
Analysis Of Transmission Line Using MATLAB SoftwareAllison Thompson
 
Developing digital signal clustering method using local binary pattern histog...
Developing digital signal clustering method using local binary pattern histog...Developing digital signal clustering method using local binary pattern histog...
Developing digital signal clustering method using local binary pattern histog...IJECEIAES
 
A Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI Architecture
A Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI ArchitectureA Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI Architecture
A Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI ArchitectureIRJET Journal
 
Design and realization of iir digital band stop filter using modified analog ...
Design and realization of iir digital band stop filter using modified analog ...Design and realization of iir digital band stop filter using modified analog ...
Design and realization of iir digital band stop filter using modified analog ...Subhadeep Chakraborty
 
Two-Channel Quadrature Mirror Filter Bank Design using FIR Polyphase Component
Two-Channel Quadrature Mirror Filter Bank Design using FIR Polyphase ComponentTwo-Channel Quadrature Mirror Filter Bank Design using FIR Polyphase Component
Two-Channel Quadrature Mirror Filter Bank Design using FIR Polyphase ComponentIDES Editor
 
Analysis, Design and Implementation of 4-Bit Full Adder using FinFET
Analysis, Design and Implementation of 4-Bit Full Adder using FinFETAnalysis, Design and Implementation of 4-Bit Full Adder using FinFET
Analysis, Design and Implementation of 4-Bit Full Adder using FinFETrbl87
 

Similar to Three Band Equalizer Design GUI and Report (20)

igorFreire_UCI_real-time-dsp_reports
igorFreire_UCI_real-time-dsp_reportsigorFreire_UCI_real-time-dsp_reports
igorFreire_UCI_real-time-dsp_reports
 
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
FPGA Implementation of FIR Filter using Various Algorithms: A RetrospectiveFPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
 
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
 
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2
 
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
 
LMmanual.pdf
LMmanual.pdfLMmanual.pdf
LMmanual.pdf
 
Gt3612201224
Gt3612201224Gt3612201224
Gt3612201224
 
FPGA based BCH Decoder
FPGA based BCH DecoderFPGA based BCH Decoder
FPGA based BCH Decoder
 
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET-  	  Asic Implementation of Efficient Error Detection for Floating Poin...IRJET-  	  Asic Implementation of Efficient Error Detection for Floating Poin...
IRJET- Asic Implementation of Efficient Error Detection for Floating Poin...
 
Analysis Of Transmission Line Using MATLAB Software
Analysis Of Transmission Line Using MATLAB SoftwareAnalysis Of Transmission Line Using MATLAB Software
Analysis Of Transmission Line Using MATLAB Software
 
Developing digital signal clustering method using local binary pattern histog...
Developing digital signal clustering method using local binary pattern histog...Developing digital signal clustering method using local binary pattern histog...
Developing digital signal clustering method using local binary pattern histog...
 
A Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI Architecture
A Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI ArchitectureA Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI Architecture
A Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI Architecture
 
Design and realization of iir digital band stop filter using modified analog ...
Design and realization of iir digital band stop filter using modified analog ...Design and realization of iir digital band stop filter using modified analog ...
Design and realization of iir digital band stop filter using modified analog ...
 
Code optimization
Code optimizationCode optimization
Code optimization
 
Code optimization
Code optimizationCode optimization
Code optimization
 
DSP_Assign_1
DSP_Assign_1DSP_Assign_1
DSP_Assign_1
 
R044120124
R044120124R044120124
R044120124
 
dsp.pdf
dsp.pdfdsp.pdf
dsp.pdf
 
Two-Channel Quadrature Mirror Filter Bank Design using FIR Polyphase Component
Two-Channel Quadrature Mirror Filter Bank Design using FIR Polyphase ComponentTwo-Channel Quadrature Mirror Filter Bank Design using FIR Polyphase Component
Two-Channel Quadrature Mirror Filter Bank Design using FIR Polyphase Component
 
Analysis, Design and Implementation of 4-Bit Full Adder using FinFET
Analysis, Design and Implementation of 4-Bit Full Adder using FinFETAnalysis, Design and Implementation of 4-Bit Full Adder using FinFET
Analysis, Design and Implementation of 4-Bit Full Adder using FinFET
 

Recently uploaded

08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking MenDelhi Call girls
 
Enhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for PartnersEnhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for PartnersThousandEyes
 
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationMy Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationRidwan Fadjar
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsMark Billinghurst
 
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 3652toLead Limited
 
Build your next Gen AI Breakthrough - April 2024
Build your next Gen AI Breakthrough - April 2024Build your next Gen AI Breakthrough - April 2024
Build your next Gen AI Breakthrough - April 2024Neo4j
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024BookNet Canada
 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraDeakin University
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountPuma Security, LLC
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
 
Benefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksBenefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksSoftradix Technologies
 
SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024Scott Keck-Warren
 
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...Patryk Bandurski
 
Understanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitectureUnderstanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitecturePixlogix Infotech
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machinePadma Pradeep
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesSinan KOZAK
 
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationBeyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationSafe Software
 
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsRizwan Syed
 

Recently uploaded (20)

08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men
 
Enhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for PartnersEnhancing Worker Digital Experience: A Hands-on Workshop for Partners
Enhancing Worker Digital Experience: A Hands-on Workshop for Partners
 
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationMy Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 Presentation
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR Systems
 
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special EditionDMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
 
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
 
Build your next Gen AI Breakthrough - April 2024
Build your next Gen AI Breakthrough - April 2024Build your next Gen AI Breakthrough - April 2024
Build your next Gen AI Breakthrough - April 2024
 
Vulnerability_Management_GRC_by Sohang Sengupta.pptx
Vulnerability_Management_GRC_by Sohang Sengupta.pptxVulnerability_Management_GRC_by Sohang Sengupta.pptx
Vulnerability_Management_GRC_by Sohang Sengupta.pptx
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning era
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path Mount
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
 
Benefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksBenefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other Frameworks
 
SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024
 
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
 
Understanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitectureUnderstanding the Laravel MVC Architecture
Understanding the Laravel MVC Architecture
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machine
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen Frames
 
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationBeyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
 
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL Certs
 

Three Band Equalizer Design GUI and Report

  • 1. Three band Equalizer Design Final Report Kenneth Shultz, Bryan Earles, Ahmed A, Carnell H, Zach Baker This report summarizes the Matlab GUI generated to display important design parameters for basic filter designs EGRE 310 - Final Report Professor: Dr. Fillapas December 4, 2009
  • 2. Table of Contents Shortcut Table of contents I) Introduction II) Getting started III) Inputs IV) Outputs V) Saving/Opening designs VI) Design Equations EGRE 07 Three Band Equalizer Design Write up Page 2
  • 3. Table of Contents Shortcut I. Introduction: The software calculate parameters for a three band pass equalizer. The low and mid bands are implemented using stagger tuned Antoniou filters, and the high band is implemented using a single Antoniou filter. The ‘Low,’ ‘Mid,’ and ‘High’ input groups can be seen in Appendix Fig 8. Each band has its own input parameters for Gain, Quality Factor, Center Frequency, and Phase. Another useful input is the ‘Fundamental (Hz):’ input. This is the fundamental frequency of a square wave input signal. The output figures refresh as the user modifies the inputs, providing a visually interactive design environment. II. Opening the Application The user must own Matlab 7.50 (R2007b) or higher to run the program. The four program files needed for proper operation are: threeBandEQ.fig, threeBandEQ.m, parameterPrintout.fig, and parameterPrintout.m. 1.) Save all of the program files into a new folder (eg. ‘Lab3 - Three Band Equalizer’). 2.) In Matlab, change the ‘current directory’ to your new folder address (see Fig 1). Fig 1. Changing Current Directory 3.) In the Matlab command window type: threeBandEQ 4.) After a few seconds, the program will execute, and you are ready to play! III. Understanding the Inputs: Each pass band has its own inputs, shown in Fig 2. The gain K is necessary to bring the filters back to unity gain. This is particularly an issue with the low and mid stagger tuned bands where increasing the quality factor Q causes loss in gain (NOTE: K is not the final end user gain adjustment). EGRE 07 Three Band Equalizer Design Write up Page 3
  • 4. Table of Contents Shortcut The low and mid bands have two center frequency inputs LF and RF for ‘Left Center Frequency,’ and ‘Right Center Frequency’ respectively. These are the center frequencies for stagger tuning. The high band has only one input F because it is not stagger tuned. F is the center frequency of the high band. Each band has an option to invert phase by 180o. To do this, simply click on the, ‘Phase: 0 deg’ button. This will change the button to read, ‘Phase: 180 deg,’ and invert respective band phase. Changes to any of these input parameters will automatically refresh the output figures. (a) (b) (c) Fig 2. Filter inputs. (a) input to the low, stagger tuned band (b) input to the mid, stagger-tuned band (c) input to the high band centered at F The final input, shown in Fig 3, allows the user to adjust the fundamental frequency of the input square wave. Fig 3. Input signal EGRE 07 Three Band Equalizer Design Write up Page 4
  • 5. Table of Contents Shortcut IV. Understanding the Outputs: The outputs are simple and easy to read. The first output, shown in Fig 4, is the magnitude of the overall response as well as the magnitude of each individual band. Fig 5 is the phase of the overall response as well as the phase of the individual bands. Fig 6 is the time domain analysis of a square wave input. As mentioned before, the user defines the fundamental frequency generating the time response of the circuit. The input and output are labeled on the figure. The convenience of these three plots refreshing as the user changes the filter parameters is invaluable. Instead of tedious hand calculations and cumbersome Ansoft circuit simulations, the user interacts directly with the relationships between the frequency and time domains. Fig 4. Magnitude plot. The red line is the overall filter magnitude, the dotted lines are the corresponding individual pass band filter magnitudes. Fig 5. Phase plot. The red line is the overall filter phase, the dotted lines are the corresponding individual pass band filter phases. EGRE 07 Three Band Equalizer Design Write up Page 5
  • 6. Table of Contents Shortcut Fig 6. Time domain. The blue square wave is a square wave input to the filter where the fundamental frequency is defined by the user. Here the Fundamental Frequency is 450 Hz. The red line is the corresponding filter output demonstrating the filters effect on the input. Once the desired filter has been designed, the design parameters can be calculated. This is done simply by clicking ‘View Component Parameters’ at the top left of the program window. Fig 7. will immediately pop-up displaying the parameters for the filter. A convenient Print option has been added so the designer can take the parameters to the lab to construct physically or simulate digitally their new filter. Fig 7. Parameter Printout Screen. Provides capacitor values for Antoniou implemented filter design. The low and mid bands are staggered tuned, and the high band is a single bass band filter. EGRE 07 Three Band Equalizer Design Write up Page 6
  • 7. Table of Contents Shortcut V. Saving and Opening Designs: Saving the design is a simple as clicking File > Save. The user will be prompted to select a destination folder and choose a file name. To open a save file, simply choose File > Open and find previously saved projects. VI. Design Equations: ������ ������6 ������ ������������������ = (1) 2������������������������ ������ 2 + ������ + ������������������������������ 2 ������������������������������ ������ ������6 ������ ������������������ = (2) 2������������ ������ 2 + ������ ������ ������������ + ������������������������������ 2 ������������������������ ������������������������������ = ������ ∗ ������������������ ∗ ������������������ (3) ������ = ������������ + ������������ + ������������ (4) where H is the overall transfer function of the filter, Hband is the overall transfer function for the low, mid, or high band, Qband is the user defined quality factor for the low, mid, or high band (labeled, ‘Q,’ for each band on the user interface), fRF and fLF are the left and right center frequencies respectively for the stagger tuned filters (labeled ‘LF’ and ‘HF’ on the user interface). The high band filter is not stagger tune and the input ‘F’ is therefore the center frequency for the overall high filter. Using the user inputs and setting R = 10 kOhms, the two Antoniou capacitance values can be solved using 2������������������������ 1 = (5) ������������������������������ ������6 ������ 2 1 ������������������������������ = (6) ������4 ������6 ������ 2 The value K from (3) is ������ = ������ ∗ ������ℎ������������������ (7) where phase is either 1 or -1 depending on the user input, and K is a gain adjustment used to bring the filter (typically stagger tuned) to unity gain. EGRE 07 Three Band Equalizer Design Write up Page 7
  • 8. Table of Contents Shortcut APPENDIX Fig8. Main Program Interface. EGRE 07 Three Band Equalizer Design Write up Page 8