SlideShare a Scribd company logo
1 of 13
Download to read offline
FPGA,
VLSI design flow using HDL,
introduction to
behavior, logic and
physical synthesis.
Table of contents
Introduction to FPGA
HDL
VLSI
VLSI design flow using HDL
Verification and Synthesis
Behavioral Synthesis
Logic Synthesis
Physical Synthesis
Conclusion
Introduction to FPGA
FPGA stands for Field-Programmable Gate Array. It
is a type of integrated circuit that can be
programmed after manufacturing. This makes it
highly flexible and customizable.
FPGAs are used in a variety of applications such as
signal processing, image and video processing,
cryptography, and many more. They offer high
performance, low power consumption, and low cost
compared to other types of ICs.
HDL
A hardware description language (HDL) is a programming language used to
describe the behavior and structure of digital circuits.
HDLs are used to generate the code
that is used to program FPGAs and
other programmable logic devices.
The most common HDLs are:
•Verilog
•VHDL
VLSI
VLSI is the process of designing and manufacturing
ICs with millions or billions of transistors. VLSI
has revolutionized the electronics industry, enabling
the development of complex and powerful
electronic devices such as microprocessors,
memory chips, and telecommunications equipment.
The VLSI design process is a complex and
challenging task, but it can be made easier by using
a variety of tools and techniques. By understanding
the different steps involved in the VLSI design
flow, designers can improve their productivity and
create more reliable and efficient circuits.
VLSI Design Flow using HDL
VLSI stands for Very Large Scale Integration. It
refers to the process of integrating millions of
transistors onto a single chip. The design flow for
VLSI using HDL (Hardware Description Language)
involves several steps such as design entry,
simulation, synthesis, and verification.
HDL is a programming language used to describe
the behavior of digital circuits. It allows designers
to create complex circuits using a few lines of code,
making the design process faster and more efficient.
Verification and Synthesis
After the design stage, the next step is verification. Verification ensures that the
HDL code accurately represents the desired functionality of the IC. This is done
through simulation, emulation, and formal verification techniques.
Once the HDL design is verified, it is synthesized into a net list. A net list is a list of
all the components and their connections in the IC. The net list is then optimized for
performance, power consumption, and area using various optimization techniques.
Behavioral Synthesis
Behavioral synthesis is the process of generating a high-level description of a
digital circuit from a behavioral description written in HDL. It involves
converting the HDL code into a register transfer level (RTL) description.
The RTL description represents the circuit in terms of registers and combinational
logic blocks. Behavioral synthesis is useful because it allows designers to focus
on the functionality of the circuit rather than the details of its implementation.
Logic Synthesis
Logic synthesis is the process of transforming an RTL description into a
gate-level net list. It involves mapping the RTL elements to standard cells
and optimizing the resulting net list for area, delay, and power
consumption.
The gate-level net list represents the circuit in terms of gates and their
interconnections. Logic synthesis is important because it enables designers
to optimize the circuit for specific requirements such as speed or power
consumption.
Physical Synthesis
Physical synthesis is the process of placing and
routing the gates in the gate-level net list onto the
physical layout of the chip. It involves partitioning
the net list into smaller blocks, placing them on the
chip, and routing the interconnections between
them.
Physical synthesis is important because it
determines the final performance and area of the
chip. It also takes into account physical constraints
such as wire length and capacitance to ensure that
the circuit operates correctly.
Conclusion
In conclusion, FPGA technology and VLSI design flow using HDL have
revolutionized the field of digital circuit design. They offer unprecedented
flexibility, customization, and performance at low cost and power
consumption.
Behavioral, logic, and physical synthesis are essential steps in the design
flow that enable designers to create complex circuits efficiently and
optimize them for specific requirements. With the continued development
of these technologies, we can expect even more advanced and innovative
designs in the future.
References
1. https://www.arm.com/glossary/fpga
2. https://en.wikipedia.org/wiki/Field-programmable_gate_array
3. https://learn.sparkfun.com/tutorials/how-does-an-fpga-work/all
4. https://en.wikipedia.org/wiki/Hardware_description_language
5. https://www.tutorialspoint.com/vlsi_design/vlsi_design_digital_system.htm
6. Khatri, S. P., Shenoy, N. V., Giomi, J. C., & Khouja, A. (2017). Logic
synthesis. In Electronic Design Automation for IC Implementation, Circuit
Design, and Process Technology (pp. 49-78). CRC Press.
Thank You

More Related Content

What's hot

Latch & Flip-Flop Design.pptx
Latch & Flip-Flop Design.pptxLatch & Flip-Flop Design.pptx
Latch & Flip-Flop Design.pptxGargiKhanna2
 
NT_N Guard Ring Noise Analysis
NT_N Guard Ring Noise AnalysisNT_N Guard Ring Noise Analysis
NT_N Guard Ring Noise AnalysisAdrianOShaughnessy
 
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalLow Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalJITENDER -
 
Clock Tree Timing 101
Clock Tree Timing 101Clock Tree Timing 101
Clock Tree Timing 101Silicon Labs
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design slpinjare
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1SUNODH GARLAPATI
 
Divide by N clock
Divide by N clockDivide by N clock
Divide by N clockMantra VLSI
 
Vlsi assembly technology
Vlsi  assembly technologyVlsi  assembly technology
Vlsi assembly technologyAshu0711
 
9 semiconductor memory
9 semiconductor memory9 semiconductor memory
9 semiconductor memoryUsha Mehta
 
Introduction to FINFET, Details of FinFET
Introduction to FINFET, Details of FinFETIntroduction to FINFET, Details of FinFET
Introduction to FINFET, Details of FinFETJustin George
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor LogicDiwaker Pant
 
minimisation of crosstalk in VLSI routing
minimisation of crosstalk in VLSI routingminimisation of crosstalk in VLSI routing
minimisation of crosstalk in VLSI routingChandrajit Pal
 
Intel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press releaseIntel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press releaseangsikod
 

What's hot (20)

Latch & Flip-Flop Design.pptx
Latch & Flip-Flop Design.pptxLatch & Flip-Flop Design.pptx
Latch & Flip-Flop Design.pptx
 
Layout rules
Layout rulesLayout rules
Layout rules
 
Routing.ppt
Routing.pptRouting.ppt
Routing.ppt
 
NT_N Guard Ring Noise Analysis
NT_N Guard Ring Noise AnalysisNT_N Guard Ring Noise Analysis
NT_N Guard Ring Noise Analysis
 
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalLow Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_final
 
Clock Tree Timing 101
Clock Tree Timing 101Clock Tree Timing 101
Clock Tree Timing 101
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design
 
Radix 4 booth
Radix 4 boothRadix 4 booth
Radix 4 booth
 
Eco
EcoEco
Eco
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1
 
Crosstalk
CrosstalkCrosstalk
Crosstalk
 
Divide by N clock
Divide by N clockDivide by N clock
Divide by N clock
 
Vlsi assembly technology
Vlsi  assembly technologyVlsi  assembly technology
Vlsi assembly technology
 
Finfets
FinfetsFinfets
Finfets
 
9 semiconductor memory
9 semiconductor memory9 semiconductor memory
9 semiconductor memory
 
Introduction to FINFET, Details of FinFET
Introduction to FINFET, Details of FinFETIntroduction to FINFET, Details of FinFET
Introduction to FINFET, Details of FinFET
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
minimisation of crosstalk in VLSI routing
minimisation of crosstalk in VLSI routingminimisation of crosstalk in VLSI routing
minimisation of crosstalk in VLSI routing
 
Intel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press releaseIntel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press release
 
Chapter1.slides
Chapter1.slidesChapter1.slides
Chapter1.slides
 

Similar to FPGA, VLSI design flow using HDL, introduction to behavior, logic and physical synthesis

Project report of 2016 Trainee_final
Project report of 2016 Trainee_finalProject report of 2016 Trainee_final
Project report of 2016 Trainee_finalAkash Chowdhury
 
Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...ISA Interchange
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGAvelamakuri
 
Architecture of a novel configurable
Architecture of a novel configurableArchitecture of a novel configurable
Architecture of a novel configurableVLSICS Design
 
System designing and modelling using fpga
System designing and modelling using fpgaSystem designing and modelling using fpga
System designing and modelling using fpgaIAEME Publication
 
9233a9b7-e6e2-45ee-bfff-6e8cdd3c97c2.pptx
9233a9b7-e6e2-45ee-bfff-6e8cdd3c97c2.pptx9233a9b7-e6e2-45ee-bfff-6e8cdd3c97c2.pptx
9233a9b7-e6e2-45ee-bfff-6e8cdd3c97c2.pptxtectectechnical
 
VLSI Experiments I
VLSI Experiments IVLSI Experiments I
VLSI Experiments IGouthaman V
 
Field-programmable gate array
Field-programmable gate arrayField-programmable gate array
Field-programmable gate arrayPrinceArjun1999
 
Overview of digital design with Verilog HDL
Overview of digital design with Verilog HDLOverview of digital design with Verilog HDL
Overview of digital design with Verilog HDLanand hd
 
Vlsi & embedded systems
Vlsi & embedded systemsVlsi & embedded systems
Vlsi & embedded systemsDeepak Yadav
 
programmable_devices_en_02_2014
programmable_devices_en_02_2014programmable_devices_en_02_2014
programmable_devices_en_02_2014Svetozar Jovanovic
 
Introduction to VHDL - Part 1
Introduction to VHDL - Part 1Introduction to VHDL - Part 1
Introduction to VHDL - Part 1Abhilash Nair
 

Similar to FPGA, VLSI design flow using HDL, introduction to behavior, logic and physical synthesis (20)

Project report of 2016 Trainee_final
Project report of 2016 Trainee_finalProject report of 2016 Trainee_final
Project report of 2016 Trainee_final
 
Convolution
ConvolutionConvolution
Convolution
 
FPGA Based VLSI Design
FPGA Based VLSI DesignFPGA Based VLSI Design
FPGA Based VLSI Design
 
Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...
 
Fpg as 11 body
Fpg as 11 bodyFpg as 11 body
Fpg as 11 body
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
 
Architecture of a novel configurable
Architecture of a novel configurableArchitecture of a novel configurable
Architecture of a novel configurable
 
ASIC VS FPGA.ppt
ASIC VS FPGA.pptASIC VS FPGA.ppt
ASIC VS FPGA.ppt
 
10 2
10 210 2
10 2
 
System designing and modelling using fpga
System designing and modelling using fpgaSystem designing and modelling using fpga
System designing and modelling using fpga
 
9233a9b7-e6e2-45ee-bfff-6e8cdd3c97c2.pptx
9233a9b7-e6e2-45ee-bfff-6e8cdd3c97c2.pptx9233a9b7-e6e2-45ee-bfff-6e8cdd3c97c2.pptx
9233a9b7-e6e2-45ee-bfff-6e8cdd3c97c2.pptx
 
VLSI Experiments I
VLSI Experiments IVLSI Experiments I
VLSI Experiments I
 
Field-programmable gate array
Field-programmable gate arrayField-programmable gate array
Field-programmable gate array
 
Overview of digital design with Verilog HDL
Overview of digital design with Verilog HDLOverview of digital design with Verilog HDL
Overview of digital design with Verilog HDL
 
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONSFIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
 
Report on VLSI
Report on VLSIReport on VLSI
Report on VLSI
 
Vlsi & embedded systems
Vlsi & embedded systemsVlsi & embedded systems
Vlsi & embedded systems
 
FPGAPpr_final
FPGAPpr_finalFPGAPpr_final
FPGAPpr_final
 
programmable_devices_en_02_2014
programmable_devices_en_02_2014programmable_devices_en_02_2014
programmable_devices_en_02_2014
 
Introduction to VHDL - Part 1
Introduction to VHDL - Part 1Introduction to VHDL - Part 1
Introduction to VHDL - Part 1
 

More from Rup Chowdhury

Lab Practices and Works Documentation / Report on Computer Graphics
Lab Practices and Works Documentation / Report on Computer GraphicsLab Practices and Works Documentation / Report on Computer Graphics
Lab Practices and Works Documentation / Report on Computer GraphicsRup Chowdhury
 
Enterprise Resource Planning
Enterprise Resource PlanningEnterprise Resource Planning
Enterprise Resource PlanningRup Chowdhury
 
Smart Traffic Controlling System
Smart Traffic Controlling SystemSmart Traffic Controlling System
Smart Traffic Controlling SystemRup Chowdhury
 
Virtual Reality and Augmented Reality
Virtual Reality and Augmented RealityVirtual Reality and Augmented Reality
Virtual Reality and Augmented RealityRup Chowdhury
 
Overview of Microcontroller and ATMega32 microcontroller
Overview of Microcontroller and ATMega32 microcontrollerOverview of Microcontroller and ATMega32 microcontroller
Overview of Microcontroller and ATMega32 microcontrollerRup Chowdhury
 
Hospital Management System
Hospital Management SystemHospital Management System
Hospital Management SystemRup Chowdhury
 
Environment Setup for Programming Languages
Environment Setup for Programming LanguagesEnvironment Setup for Programming Languages
Environment Setup for Programming LanguagesRup Chowdhury
 
Switch Case in C Program
Switch Case in C ProgramSwitch Case in C Program
Switch Case in C ProgramRup Chowdhury
 
Environmental Problems and Natural Disaster and Social Crisis
Environmental Problems and Natural Disaster and Social CrisisEnvironmental Problems and Natural Disaster and Social Crisis
Environmental Problems and Natural Disaster and Social CrisisRup Chowdhury
 

More from Rup Chowdhury (12)

Lab Practices and Works Documentation / Report on Computer Graphics
Lab Practices and Works Documentation / Report on Computer GraphicsLab Practices and Works Documentation / Report on Computer Graphics
Lab Practices and Works Documentation / Report on Computer Graphics
 
Enterprise Resource Planning
Enterprise Resource PlanningEnterprise Resource Planning
Enterprise Resource Planning
 
Smart Traffic Controlling System
Smart Traffic Controlling SystemSmart Traffic Controlling System
Smart Traffic Controlling System
 
Virtual Reality and Augmented Reality
Virtual Reality and Augmented RealityVirtual Reality and Augmented Reality
Virtual Reality and Augmented Reality
 
External Memory
External  MemoryExternal  Memory
External Memory
 
Overview of Microcontroller and ATMega32 microcontroller
Overview of Microcontroller and ATMega32 microcontrollerOverview of Microcontroller and ATMega32 microcontroller
Overview of Microcontroller and ATMega32 microcontroller
 
Deadlock
DeadlockDeadlock
Deadlock
 
Hospital Management System
Hospital Management SystemHospital Management System
Hospital Management System
 
NFA and DFA
NFA and DFANFA and DFA
NFA and DFA
 
Environment Setup for Programming Languages
Environment Setup for Programming LanguagesEnvironment Setup for Programming Languages
Environment Setup for Programming Languages
 
Switch Case in C Program
Switch Case in C ProgramSwitch Case in C Program
Switch Case in C Program
 
Environmental Problems and Natural Disaster and Social Crisis
Environmental Problems and Natural Disaster and Social CrisisEnvironmental Problems and Natural Disaster and Social Crisis
Environmental Problems and Natural Disaster and Social Crisis
 

Recently uploaded

INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEroselinkalist12
 
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfElectronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfme23b1001
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxwendy cai
 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxDeepakSakkari2
 
Effects of rheological properties on mixing
Effects of rheological properties on mixingEffects of rheological properties on mixing
Effects of rheological properties on mixingviprabot1
 
pipeline in computer architecture design
pipeline in computer architecture  designpipeline in computer architecture  design
pipeline in computer architecture designssuser87fa0c1
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxJoão Esperancinha
 
Internship report on mechanical engineering
Internship report on mechanical engineeringInternship report on mechanical engineering
Internship report on mechanical engineeringmalavadedarshan25
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girlsssuser7cb4ff
 
EduAI - E learning Platform integrated with AI
EduAI - E learning Platform integrated with AIEduAI - E learning Platform integrated with AI
EduAI - E learning Platform integrated with AIkoyaldeepu123
 
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVHARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVRajaP95
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvLewisJB
 
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentationGDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentationGDSCAESB
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfAsst.prof M.Gokilavani
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...Chandu841456
 
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxHeart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxPoojaBan
 
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting  .Churning of Butter, Factors affecting  .
Churning of Butter, Factors affecting .Satyam Kumar
 

Recently uploaded (20)

INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
 
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfElectronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdf
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
 
Effects of rheological properties on mixing
Effects of rheological properties on mixingEffects of rheological properties on mixing
Effects of rheological properties on mixing
 
pipeline in computer architecture design
pipeline in computer architecture  designpipeline in computer architecture  design
pipeline in computer architecture design
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
 
Internship report on mechanical engineering
Internship report on mechanical engineeringInternship report on mechanical engineering
Internship report on mechanical engineering
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
 
EduAI - E learning Platform integrated with AI
EduAI - E learning Platform integrated with AIEduAI - E learning Platform integrated with AI
EduAI - E learning Platform integrated with AI
 
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVHARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
 
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentationGDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentation
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...
 
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxHeart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptx
 
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes  examplesPOWER SYSTEMS-1 Complete notes  examples
POWER SYSTEMS-1 Complete notes examples
 
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting  .Churning of Butter, Factors affecting  .
Churning of Butter, Factors affecting .
 

FPGA, VLSI design flow using HDL, introduction to behavior, logic and physical synthesis

  • 1. FPGA, VLSI design flow using HDL, introduction to behavior, logic and physical synthesis.
  • 2. Table of contents Introduction to FPGA HDL VLSI VLSI design flow using HDL Verification and Synthesis Behavioral Synthesis Logic Synthesis Physical Synthesis Conclusion
  • 3. Introduction to FPGA FPGA stands for Field-Programmable Gate Array. It is a type of integrated circuit that can be programmed after manufacturing. This makes it highly flexible and customizable. FPGAs are used in a variety of applications such as signal processing, image and video processing, cryptography, and many more. They offer high performance, low power consumption, and low cost compared to other types of ICs.
  • 4. HDL A hardware description language (HDL) is a programming language used to describe the behavior and structure of digital circuits. HDLs are used to generate the code that is used to program FPGAs and other programmable logic devices. The most common HDLs are: •Verilog •VHDL
  • 5. VLSI VLSI is the process of designing and manufacturing ICs with millions or billions of transistors. VLSI has revolutionized the electronics industry, enabling the development of complex and powerful electronic devices such as microprocessors, memory chips, and telecommunications equipment. The VLSI design process is a complex and challenging task, but it can be made easier by using a variety of tools and techniques. By understanding the different steps involved in the VLSI design flow, designers can improve their productivity and create more reliable and efficient circuits.
  • 6. VLSI Design Flow using HDL VLSI stands for Very Large Scale Integration. It refers to the process of integrating millions of transistors onto a single chip. The design flow for VLSI using HDL (Hardware Description Language) involves several steps such as design entry, simulation, synthesis, and verification. HDL is a programming language used to describe the behavior of digital circuits. It allows designers to create complex circuits using a few lines of code, making the design process faster and more efficient.
  • 7. Verification and Synthesis After the design stage, the next step is verification. Verification ensures that the HDL code accurately represents the desired functionality of the IC. This is done through simulation, emulation, and formal verification techniques. Once the HDL design is verified, it is synthesized into a net list. A net list is a list of all the components and their connections in the IC. The net list is then optimized for performance, power consumption, and area using various optimization techniques.
  • 8. Behavioral Synthesis Behavioral synthesis is the process of generating a high-level description of a digital circuit from a behavioral description written in HDL. It involves converting the HDL code into a register transfer level (RTL) description. The RTL description represents the circuit in terms of registers and combinational logic blocks. Behavioral synthesis is useful because it allows designers to focus on the functionality of the circuit rather than the details of its implementation.
  • 9. Logic Synthesis Logic synthesis is the process of transforming an RTL description into a gate-level net list. It involves mapping the RTL elements to standard cells and optimizing the resulting net list for area, delay, and power consumption. The gate-level net list represents the circuit in terms of gates and their interconnections. Logic synthesis is important because it enables designers to optimize the circuit for specific requirements such as speed or power consumption.
  • 10. Physical Synthesis Physical synthesis is the process of placing and routing the gates in the gate-level net list onto the physical layout of the chip. It involves partitioning the net list into smaller blocks, placing them on the chip, and routing the interconnections between them. Physical synthesis is important because it determines the final performance and area of the chip. It also takes into account physical constraints such as wire length and capacitance to ensure that the circuit operates correctly.
  • 11. Conclusion In conclusion, FPGA technology and VLSI design flow using HDL have revolutionized the field of digital circuit design. They offer unprecedented flexibility, customization, and performance at low cost and power consumption. Behavioral, logic, and physical synthesis are essential steps in the design flow that enable designers to create complex circuits efficiently and optimize them for specific requirements. With the continued development of these technologies, we can expect even more advanced and innovative designs in the future.
  • 12. References 1. https://www.arm.com/glossary/fpga 2. https://en.wikipedia.org/wiki/Field-programmable_gate_array 3. https://learn.sparkfun.com/tutorials/how-does-an-fpga-work/all 4. https://en.wikipedia.org/wiki/Hardware_description_language 5. https://www.tutorialspoint.com/vlsi_design/vlsi_design_digital_system.htm 6. Khatri, S. P., Shenoy, N. V., Giomi, J. C., & Khouja, A. (2017). Logic synthesis. In Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology (pp. 49-78). CRC Press.