SlideShare a Scribd company logo
1 of 8
Download to read offline
International Journal of Electrical and Computer Engineering (IJECE)
Vol. 13, No. 5, October 2023, pp. 4950~4957
ISSN: 2088-8708, DOI: 10.11591/ijece.v13i5.pp4950-4957  4950
Journal homepage: http://ijece.iaescore.com
Arduino based 74-series integrated circuits testing system at
gate level
Yasir Hashim, Marwa Awni, Abdullah Mufeed
Computer Engineering Department, Faculty of Engineering, Tishk International University, Erbil, Iraq
Article Info ABSTRACT
Article history:
Received Sep 13, 2022
Revised Jan 16, 2023
Accepted Jan 25, 2023
The goal of this research article is to build and implement a low-cost,
user-friendly 74-series logic integrated circuits (ICs) tester that is
independent of a computer. Depending on the truth table of the gates and the
IC configuration, the logic IC tester will be able to test the operation of the
74 series logic gates (AND, OR, NOR, NAND, XOR) of those ICs. It is
feasible to test a range of logic ICs with higher pin widths thanks to the
proposed system’s usage of an Arduino Mega platform module as a
microcontroller, which provides the ability to connect 54 programmed logic
inputs or outputs. The versatility offered by this design and the use of a
personal computer allow for the reprograming and updating of the logic IC
functional tester. Any 74-series ICs testing outcome will be shown on liquid
crystal display (LCD) at the gate level. The logic IC functional tester was
successfully constructed and operates flawlessly.
Keywords:
74-Series
Integrated circuits
Logic
Logic gate
Testing
This is an open access article under the CC BY-SA license.
Corresponding Author:
Yasir Hashim
Computer Engineering Department, Faculty of Engineering, Tishk International University
100 street, Erbil-Kurdistan, Iraq
Email: yasir.hashim@tiu.edu.iq
1. INTRODUCTION
One of the most crucial technologies for our needs is automation, which is crucial to the
development of the world’s intelligent systems. In order to simplify and better organize the daily lives of
thousands, automatic systems have been proliferating all over the world [1]. This study will offer a logic
integrated circuit testing system with the capacity to perform gate-or unit-level tests [2]–[5].
The testing technology is far behind the manufacturing and design technologies, according to
research related to the international technology roadmap for semiconductors (ITRS) [6], [7]. The quality and
quantity will deteriorate if the testing technology stays the same [8]. The increasing rate of manufacturing
technology is different from the tester’s testing capability.
The major goal of the logic integrated circuits (ICs) functional tester research is to build a
straightforward, reasonably priced system that can test logic IC functionality for fabrication, laboratory, or
maintenance applications with the ability to update the database [9], [10]. The system has a user-friendly
communication interface, which enables people without programming experience to create tests and utilize
the system rapidly and effectively [11]. The system can also be utilized independently, without a computer
interface. Additionally, the system will offer data storage so that users can access the result as a reference.
The tester system can be used with common flip-flop ICs and ordinary transistor-transistor logic (TTL) basic
gates [12].
The IC testers available in the market today are not flexible to re-programmed according to the
users’ needs. Therefore, construct an IC tester which is affordable and user-friendly has been done in this
research. The goal is to provide a reasonably priced IC tester for gate-level testing of 74-series TTL logic
Int J Elec & Comp Eng ISSN: 2088-8708 
Arduino based 74-series integrated circuits testing system at gate level (Yasir Hashim)
4951
ICs. The test procedure will be based on the truth table of the ICs gates, and this will enable the identification
of any malfunctioning ICs gates or units. Additionally, the IC tester needs to be simple to use, small, light,
portable, and power efficient. The provision of an IC tester in a portable form that is simple and practical to
transport is the second goal of this study. In addition, we wish to build an IC tester which provides results
easily to the users. Nowadays, almost all desktop and laptop personal computers (PC) available on the market
have universal serial bus (USB) connections. So, the motivation is to provide an IC tester with capability to
program by the USB interface communication port. The USB provides a single, standardized, easy-to-use
way to connect to a computer [13], [14].
Instead of operating over a continuous range of signal amplitudes, digital ICs only function at a few
predetermined levels or states. Computers, computer networks, modems, and frequency counters all employ
these components [15], [16]. The basic building blocks of digital ICs are logic gates, which operate on binary
data, or signals with only two distinct states known as low (logic 0) and high (logic 1) [17]–[21].
2. METHOD
The system’s flowchart, which is depicted in Figure 1, essentially explains in detail how the system
operates. The algorithm and software were created in accordance with this flowchart of the testing procedure.
Additionally, according to this flowchart, the first step is entering the IC No. or four times letter A (AAAA)
for unknown ICs, after which the system checks to see if the IC is already in its database. If it is, testing the
IC will begin based on the truth table of the ICs gates. Alternatively, if the user enters AAAA for unknown
ICs, the system will check the first gate for all ICs in the database, after which the user will select the IC.
The source code for the Arduino was created using the flowchart as a guide. The microcontroller
will then be programmed with the source code following that. To ensure that the IC tester functions properly
and efficiently, testing and calibration will be conducted. If errors are discovered, they will be investigated
and fixed.
If the user enters the wrong number, the outcome will be displayed on the liquid crystal display
(LCD) as (IC not found or IC not work), according to the flowchart. If the user does not know the IC No., the
must enter (AAAA), in which case the system will attempt to find the IC No. by applying the truth table on
the first gate only for All ICs in the database. Once the system has located the IC No., it will test the IC in
question based on the No. that has been discovered.
Figure 1. Flowchart of the system
 ISSN: 2088-8708
Int J Elec & Comp Eng, Vol. 13, No. 5, October 2023: 4950-4957
4952
As shown in Figure 2, the ICs 7400, 7408, 7486, and 7432 have the same pin configuration for
inputs and outputs pins with two inputs and one output for each gate, but the IC 7404 pin configuration is
completely different as well and has one input and one output for each gate. The system must have the
flexibility to reprogram each pin as input or output depending on the pin configuration of the IC under test.
Therefore, once the user inputs the IC No., the system will reprogram the pins in accordance with
the IC No. The system will next apply the truth table of each gate to test whether it operates under
appropriate conditions or not. As an example, Figure 3 shows the truth table that the system applies to each
gate.
Figure 2. 74-series logic ICs pin diagram (examples)
Figure 3. Logic gates truth tables (examples)
The system’s block diagram is depicted in Figure 4. The system is composed of four main blocks,
the first of which is the Arduino Mega platform module [22], which serves as the system’s primary
microcontroller. The Arduino Mega is a cheap platform with capability to connect 54 programmable logic
inputs or outputs (from pin 0 to pin 53), and this feature makes it possible to test a variety of logic ICs with
larger pin sizes [22].
Int J Elec & Comp Eng ISSN: 2088-8708 
Arduino based 74-series integrated circuits testing system at gate level (Yasir Hashim)
4953
The second block represents the IC holder socket; in this instance, the system has 40 pins for the IC
holder, all of which are connected to the logic pins, making it simple to connect any IC of any size to the
Arduino Mega platform and possible to quickly swap out the IC in question to test an alternative IC. The
third block represents the 44 matrix keypad [23] where the IC number can be entered or (AAAA) for an
unidentified IC number. The fourth block is a 16×2 LCD module [24], [25] with an 11C/12C serial converter
to display the IC testing results. Depending on the gate level test, the results will appear for each gate as
either “OK” or “NOT OK” depending on the truth table for that gate.
The circuit diagram for the IC testing system is shown in Figure 5. This circuit consists of an
Arduino Mega platform acting as a microcontroller connected to a 40-pin IC holder, a 4×4 keypad for
entering the desired IC number for testing, a 16×2 LCD module displaying the results for each gate of the IC,
an IC holder, and a battery for providing 9 volts of power. The device’s final working prototype is seen in
Figure 6 installed on the same box.
Figure 4. Block diagram of the system
Figure 5. Circuit diagram of the system
 ISSN: 2088-8708
Int J Elec & Comp Eng, Vol. 13, No. 5, October 2023: 4950-4957
4954
Figure 6. 7400 IC test with 1st
and 3rd
gates not work normally
3. RESULTS AND DISCUSSION
The system has been put through a variety of logic IC tests, and the results demonstrate the system’s
great accuracy for testing these ICs at the gate level. The test findings were as: testing of the 7400 logic IC
(quad 2-input NAND gate IC) with defective first and third gates and normally functioning second and fourth
gates is shown in Figure 6. Figures 7, 8, and 9 depict the testing of the quad 2-input NAND gate IC
(7400), the quad 2-input NOR gate IC (7402), and the hex inverter gate IC (7404). Figure 10 depicts the
outcome if the user enters (AAAA), at which point the system will check and identify the IC No. and begin
checking the gates of this IC one by one, and in this case, the IC No. result was 7410 (triple 3-input NAND
gate). All of the logic 74-series integrated circuits (ICs) that have already undergone good testing by the
system are shown in Table 1.
Figure 7. 7400 IC test with all 4 NAND gates work normally
Int J Elec & Comp Eng ISSN: 2088-8708 
Arduino based 74-series integrated circuits testing system at gate level (Yasir Hashim)
4955
Figure 8. 7402 IC test with all four NOR gates work normally
Figure 9. 7404 IC test with all six NOT gates work normally
Figure 10. Unknown IC test (AAAA)
 ISSN: 2088-8708
Int J Elec & Comp Eng, Vol. 13, No. 5, October 2023: 4950-4957
4956
Table 1. The 74-serios ICs that have been tested by the system
IC No. Description Company code
7400 quad 2- input NAND gate SN74LS00
7402 quad 2- input NOR gate SN74LS02
7404 hex inverter gate SN74LS04
7408 quad 2- input AND gate SN74LS08
7410 triple 3-input NAND gate SN74LS10
7411 triple 3-input AND gate SN74LS11
7420 dual 4-input NAND gate SN74LS20
7421 dual 4-input AND gate SN74LS21
7427 triple 3-input NOR gate SN74LS27
7486 quad 2-input XOR gate SN74LS86A
4. CONCLUSION
This research is to create and construct a gate-level logic IC tester for the 74 series ICs. This system
was created using the Arduino Mega platform which includes 54 logic pins to cope with ICs up to 40 pins in
size. It has been used to test logic ICs 7400, 7402, 7404, 7408, 7410, 7411, 7420, 7421, 7427, and 7486, the
results are in good agreement with the specifications of those ICs. The future work will be related with
applying this system to test the flip-flop ICs.
ACKNOWLEDGEMENTS
The authors would like to thank Tishk International University (TIU) for their support.
REFERENCES
[1] Y. Hashim and M. N. Shakib, “Automatic control system of highway lights,” TELKOMNIKA (Telecommunication, Computing,
Electronics and Control), vol. 18, no. 6, pp. 3123–3129, Dec. 2020, doi: 10.12928/telkomnika.v18i6.16497.
[2] S. P. Lau, G. V Merrett, A. S. Weddell, and N. M. White, “A traffic-aware street lighting scheme for smart cities using
autonomous networked sensors,” Computers and Electrical Engineering, vol. 45, pp. 192–207, Jul. 2015, doi:
10.1016/j.compeleceng.2015.06.011.
[3] C. P. Janssen, S. F. Donker, D. P. Brumby, and A. L. Kun, “History and future of human-automation interaction,” International
Journal of Human-Computer Studies, vol. 131, pp. 99–107, Nov. 2019, doi: 10.1016/j.ijhcs.2019.05.006.
[4] B. Berberian, J.-C. Sarrazin, P. Le Blaye, and P. Haggard, “Automation technology and sense of control: a window on human
agency,” PLoS ONE, vol. 7, no. 3, Mar. 2012, doi: 10.1371/journal.pone.0034075.
[5] S. Madakam, R. M. Holmukhe, and D. K. Jaiswal, “The future digital work force: robotic process automation (RPA),” Journal of
Information Systems and Technology Management, vol. 16, pp. 1–17, Jan. 2019, doi: 10.4301/S1807-1775201916001.
[6] Y. Hashim and S. M. Hussein, “Si- and Ge-FinFET inverter circuits optimization based on driver to load transistor fin ratio,”
Journal of Nano- and Electronic Physics, vol. 13, no. 6, 2021, doi: 10.21272/jnep.13(6).06011.
[7] P. D. Fisher and R. Nesbitt, “The test of time. Clock-cycle estimation and test challenges for future microprocessors,” IEEE
Circuits and Devices Magazine, vol. 14, no. 2, pp. 37–44, Mar. 1998, doi: 10.1109/101.666590.
[8] K. N. Devika and R. Bhakthavatchalu, “Design of efficient programmable test-per-scan logic BIST modules,” in 2017
International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), Aug. 2017, pp. 1–6, doi:
10.1109/ICMDCS.2017.8211609.
[9] B. Pradarelli, L. Latorre, M.-L. Flottes, Y. Bertrand, and P. Nouet, “Remote labs for industrial IC testing,” IEEE Transactions on
Learning Technologies, vol. 2, no. 4, pp. 304–311, Oct. 2009, doi: 10.1109/TLT.2009.46.
[10] C.-H. Yeh, J.-E. Chen, C.-J. Chang, and T.-C. Huang, “Using enhanced test systems based on digital IC test model for the
improvement of test yield,” Electronics, vol. 11, no. 7, Mar. 2022, doi: 10.3390/electronics11071115.
[11] Y.-H. Chen, C.-M. Hsu, and K.-J. Lee, “Test chips with scan-based logic arrays,” IEEE Transactions on Computer-Aided Design
of Integrated Circuits and Systems, vol. 40, no. 4, pp. 790–802, Apr. 2021, doi: 10.1109/TCAD.2020.3010478.
[12] M. S. Ahmed, I. M. Umair, and K. Mehboob, “Microcontroller based IC tester,” in 2005 Student Conference on Engineering
Sciences and Technology, Aug. 2005, pp. 1–4, doi: 10.1109/SCONEST.2005.4382884.
[13] L. Ali, R. Sidek, I. Aris, M. A. M. Ali, and B. S. Suparjo, “Design of a low cost IC tester,” American Journal of Applied Sciences,
vol. 2, no. 4, pp. 824–827, Apr. 2005, doi: 10.3844/ajassp.2005.824.827.
[14] L. Ali, R. Sidek, I. Aris, B. S. Suparjo, and M. A. M. Ali, “Challenges and directions for testing IC,” Integration, vol. 37, no. 1,
pp. 17–28, Feb. 2004, doi: 10.1016/j.vlsi.2003.09.006.
[15] K. Vanitha and C. A. S. Moorthy, “Implementation of an integrated FPGA based automatic test equipment and test generation for
digital circuits,” in 2013 International Conference on Information Communication and Embedded Systems (ICICES), Feb. 2013,
pp. 741–746, doi: 10.1109/ICICES.2013.6508284.
[16] D. R. Krishna, L. R. Krishna, D. S. Kumar, and P. S. Sunil, “Microprocessor based digital IC tester,” IETE Journal of Education,
vol. 26, no. 3, pp. 105–110, Jul. 1985, doi: 10.1080/09747338.1985.11436066.
[17] F. Van Veen, “An introduction to IC testing,” IEEE Spectrum, vol. 8, no. 12, pp. 28–37, Dec. 1971, doi:
10.1109/MSPEC.1971.5217887.
[18] B. Xiao, X. Li, Y. Lin, and Y. Zhang, “Design and application of an IC chip test instrument based on HT46RU24,” in 2021
International Symposium on Computer Technology and Information Science (ISCTIS), Jun. 2021, pp. 235–238, doi:
10.1109/ISCTIS51085.2021.00056.
[19] B. Rabakavi and S. Siddamal, “Design of high speed, reconfigurable multiple ICs tester using FPGA platform,” in 2018
International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques (ICEECCOT),
Dec. 2018, pp. 909–914, doi: 10.1109/ICEECCOT43722.2018.9001588.
Int J Elec & Comp Eng ISSN: 2088-8708 
Arduino based 74-series integrated circuits testing system at gate level (Yasir Hashim)
4957
[20] Y.-C. Chang et al., “Design of the multifunction IC-EMC test board with off-board probes for evaluating a microcontroller,” in
2015 Asia-Pacific Symposium on Electromagnetic Compatibility (APEMC), May 2015, pp. 223–226, doi:
10.1109/APEMC.2015.7175301.
[21] H. M. Ali, Y. Hashim, and G. A. Al-Sakkal, “Design and implementation of Arduino based robotic arm,” International Journal of
Electrical and Computer Engineering (IJECE), vol. 12, no. 2, pp. 1411–1418, Apr. 2022, doi: 10.11591/ijece.v12i2.pp1411-1418.
[22] Z. M. Livinsa, G. M. Valantina, M. S. G. Premi, and G. M. Sheeba, “A modern automatic cooking machine using Arduino Mega
and IoT,” Journal of Physics: Conference Series, vol. 1770, no. 1, Mar. 2021, doi: 10.1088/1742-6596/1770/1/012027.
[23] A. Z. Jidin, N. M. Yusof, and T. Sutikno, “Arduino based paperless queue management system,” (TELKOMNIKA)
Telecommunication Computing Electronics and Control, vol. 14, no. 3, pp. 839–845, Sep. 2016, doi:
10.12928/telkomnika.v14i3.3114.
[24] I. J. Hasan, B. M. Waheib, N. A. J. Salih, and N. I. Abdulkhaleq, “A global system for mobile communications-based electrical
power consumption for a non-contact smart billing system,” International Journal of Electrical and Computer Engineering
(IJECE), vol. 11, no. 6, pp. 4659–4666, Dec. 2021, doi: 10.11591/ijece.v11i6.pp4659-4666.
[25] A. L. Dewi, J. E. Suseno, and Q. M. B. Soesanto, “Measurement device of nondestructive testing (NDT) of metanil yellow dye
waste concentration using artificial neural network based on microcontroller,” IEEE Sensors Letters, vol. 6, no. 8, pp. 1–4, Aug.
2022, doi: 10.1109/LSENS.2022.3192865.
BIOGRAPHIES OF AUTHORS
Yasir Hashim (SMIEEE, MIET) graduated from the University of Mosul in
Mosul, Iraq, with a B.Sc. and an M.Sc. in Electronics and Communications Engineering in
1991 and 1995, respectively. In 2013, he earned his doctorate in electrical engineering with a
focus on micro- and nanoelectronics from Universiti Science Malaysia (USM), Penang,
Malaysia. Microelectronics and Nanoelectronics, such as Nanowire Transistors, FinFET
Transistors, and Multistage Logic Nano-inverters, are among his research interests. He is
currently a Senior Lecturer at Tishk International University in Erbil, Kurdistan, Iraq’s Faculty
of Engineering’s Department of Computer Engineering. Additionally, he reviews articles for
esteemed publications like IEEE Sensors, IEEE Transaction on Device and Materials
Reliability, Journal of Computational Electronics, and Nanoscale Research Letters. He can be
contacted at email: yasir.hashim@tiu.edu.iq and yasir.hashim@ieee.org.
Marwa Awni is now pursuing her M.Sc. in Computer System Engineering at
Kurdistan University in Erbil, Iraq. She obtained her B.Sc in Electrical Engineering
Department from Salahaddin University in 2014-2015 and a Higher Diploma in Computer and
Control from Salahaddin University in 2021. Smart Systems is one of her research areas of
interest in electronic and computer engineering. She is currently a Lecturer at Tishk
International University in Erbil, Kurdistan, Iraq’s Faculty of Engineering’s Department of
Computer Engineering. She can be contacted at email: marwa.awni@tiu.edu.iq.
Abdullah Mufeed graduated with a B.Sc. in Computer Engineering in 2021 from
Tishk International University in Erbil, Iraq, and is presently pursuing an M.Sc. in Computer
System Engineering at Kurdistan University in Erbil, Iraq. Smart Systems is one of his areas of
research interest in electronic and computer engineering. At the moment, he works as an IT
service at Tishk International University in Erbil, Iraqi Kurdistan. He can be contacted at
email: Abdullah.mufeed@tiu.edu.iq.

More Related Content

Similar to Arduino based 74-series integrated circuits testing system at gate level

IoT Based smart Battery Management System
IoT Based smart Battery Management SystemIoT Based smart Battery Management System
IoT Based smart Battery Management SystemIRJET Journal
 
A Computer Based Artificial Neural Network Controller with Interactive Audito...
A Computer Based Artificial Neural Network Controller with Interactive Audito...A Computer Based Artificial Neural Network Controller with Interactive Audito...
A Computer Based Artificial Neural Network Controller with Interactive Audito...theijes
 
Mixed Scanning and DFT Techniques for Arithmetic Core
Mixed Scanning and DFT Techniques for Arithmetic CoreMixed Scanning and DFT Techniques for Arithmetic Core
Mixed Scanning and DFT Techniques for Arithmetic CoreIJERA Editor
 
IRJET- Arduino based Smart Grid Power Monitoring and Control by using IoT
IRJET-  	  Arduino based Smart Grid Power Monitoring and Control by using IoTIRJET-  	  Arduino based Smart Grid Power Monitoring and Control by using IoT
IRJET- Arduino based Smart Grid Power Monitoring and Control by using IoTIRJET Journal
 
Design Verification and Test Vector Minimization Using Heuristic Method of a ...
Design Verification and Test Vector Minimization Using Heuristic Method of a ...Design Verification and Test Vector Minimization Using Heuristic Method of a ...
Design Verification and Test Vector Minimization Using Heuristic Method of a ...ijcisjournal
 
Iaetsd vlsi based implementation of a digital
Iaetsd vlsi based implementation of a digitalIaetsd vlsi based implementation of a digital
Iaetsd vlsi based implementation of a digitalIaetsd Iaetsd
 
FPGA Based Implementation of Electronic Safe Lock
FPGA Based Implementation of Electronic Safe LockFPGA Based Implementation of Electronic Safe Lock
FPGA Based Implementation of Electronic Safe LockIOSR Journals
 
FPGA Based Implementation of Electronic Safe Lock
FPGA Based Implementation of Electronic Safe LockFPGA Based Implementation of Electronic Safe Lock
FPGA Based Implementation of Electronic Safe LockIOSR Journals
 
FAULT SECURE ENCODER AND DECODER WITH CLOCK GATING
FAULT SECURE ENCODER AND DECODER WITH CLOCK GATINGFAULT SECURE ENCODER AND DECODER WITH CLOCK GATING
FAULT SECURE ENCODER AND DECODER WITH CLOCK GATINGVLSICS Design
 
Vivek_Presentation1.pptx
Vivek_Presentation1.pptxVivek_Presentation1.pptx
Vivek_Presentation1.pptxVishalLabde
 
Interfacing Of PIC 18F252 Microcontroller with Real Time Clock via I2C Protocol
Interfacing Of PIC 18F252 Microcontroller with Real Time Clock via I2C ProtocolInterfacing Of PIC 18F252 Microcontroller with Real Time Clock via I2C Protocol
Interfacing Of PIC 18F252 Microcontroller with Real Time Clock via I2C ProtocolIJERA Editor
 
COVERAGE DRIVEN VERIFICATION OF I2C PROTOCOL USING SYSTEM VERILOG
COVERAGE DRIVEN VERIFICATION OF I2C PROTOCOL USING SYSTEM VERILOGCOVERAGE DRIVEN VERIFICATION OF I2C PROTOCOL USING SYSTEM VERILOG
COVERAGE DRIVEN VERIFICATION OF I2C PROTOCOL USING SYSTEM VERILOGIAEME Publication
 
Paper id 36201529
Paper id 36201529Paper id 36201529
Paper id 36201529IJRAT
 
IP Based Patient Monitoring System
IP Based Patient Monitoring SystemIP Based Patient Monitoring System
IP Based Patient Monitoring SystemIRJET Journal
 

Similar to Arduino based 74-series integrated circuits testing system at gate level (20)

IoT Based smart Battery Management System
IoT Based smart Battery Management SystemIoT Based smart Battery Management System
IoT Based smart Battery Management System
 
A Computer Based Artificial Neural Network Controller with Interactive Audito...
A Computer Based Artificial Neural Network Controller with Interactive Audito...A Computer Based Artificial Neural Network Controller with Interactive Audito...
A Computer Based Artificial Neural Network Controller with Interactive Audito...
 
Embedded two mark question
Embedded two mark questionEmbedded two mark question
Embedded two mark question
 
Mixed Scanning and DFT Techniques for Arithmetic Core
Mixed Scanning and DFT Techniques for Arithmetic CoreMixed Scanning and DFT Techniques for Arithmetic Core
Mixed Scanning and DFT Techniques for Arithmetic Core
 
IRJET- Arduino based Smart Grid Power Monitoring and Control by using IoT
IRJET-  	  Arduino based Smart Grid Power Monitoring and Control by using IoTIRJET-  	  Arduino based Smart Grid Power Monitoring and Control by using IoT
IRJET- Arduino based Smart Grid Power Monitoring and Control by using IoT
 
Design Verification and Test Vector Minimization Using Heuristic Method of a ...
Design Verification and Test Vector Minimization Using Heuristic Method of a ...Design Verification and Test Vector Minimization Using Heuristic Method of a ...
Design Verification and Test Vector Minimization Using Heuristic Method of a ...
 
Iaetsd vlsi based implementation of a digital
Iaetsd vlsi based implementation of a digitalIaetsd vlsi based implementation of a digital
Iaetsd vlsi based implementation of a digital
 
FPGA Based Implementation of Electronic Safe Lock
FPGA Based Implementation of Electronic Safe LockFPGA Based Implementation of Electronic Safe Lock
FPGA Based Implementation of Electronic Safe Lock
 
FPGA Based Implementation of Electronic Safe Lock
FPGA Based Implementation of Electronic Safe LockFPGA Based Implementation of Electronic Safe Lock
FPGA Based Implementation of Electronic Safe Lock
 
FAULT SECURE ENCODER AND DECODER WITH CLOCK GATING
FAULT SECURE ENCODER AND DECODER WITH CLOCK GATINGFAULT SECURE ENCODER AND DECODER WITH CLOCK GATING
FAULT SECURE ENCODER AND DECODER WITH CLOCK GATING
 
Smartplug ppt
Smartplug pptSmartplug ppt
Smartplug ppt
 
Vivek_Presentation1.pptx
Vivek_Presentation1.pptxVivek_Presentation1.pptx
Vivek_Presentation1.pptx
 
TMW09_03F3_proof
TMW09_03F3_proofTMW09_03F3_proof
TMW09_03F3_proof
 
Interfacing Of PIC 18F252 Microcontroller with Real Time Clock via I2C Protocol
Interfacing Of PIC 18F252 Microcontroller with Real Time Clock via I2C ProtocolInterfacing Of PIC 18F252 Microcontroller with Real Time Clock via I2C Protocol
Interfacing Of PIC 18F252 Microcontroller with Real Time Clock via I2C Protocol
 
E04512940
E04512940E04512940
E04512940
 
COVERAGE DRIVEN VERIFICATION OF I2C PROTOCOL USING SYSTEM VERILOG
COVERAGE DRIVEN VERIFICATION OF I2C PROTOCOL USING SYSTEM VERILOGCOVERAGE DRIVEN VERIFICATION OF I2C PROTOCOL USING SYSTEM VERILOG
COVERAGE DRIVEN VERIFICATION OF I2C PROTOCOL USING SYSTEM VERILOG
 
Am044253258
Am044253258Am044253258
Am044253258
 
40120140504013
4012014050401340120140504013
40120140504013
 
Paper id 36201529
Paper id 36201529Paper id 36201529
Paper id 36201529
 
IP Based Patient Monitoring System
IP Based Patient Monitoring SystemIP Based Patient Monitoring System
IP Based Patient Monitoring System
 

More from IJECEIAES

Cloud service ranking with an integration of k-means algorithm and decision-m...
Cloud service ranking with an integration of k-means algorithm and decision-m...Cloud service ranking with an integration of k-means algorithm and decision-m...
Cloud service ranking with an integration of k-means algorithm and decision-m...IJECEIAES
 
Prediction of the risk of developing heart disease using logistic regression
Prediction of the risk of developing heart disease using logistic regressionPrediction of the risk of developing heart disease using logistic regression
Prediction of the risk of developing heart disease using logistic regressionIJECEIAES
 
Predictive analysis of terrorist activities in Thailand's Southern provinces:...
Predictive analysis of terrorist activities in Thailand's Southern provinces:...Predictive analysis of terrorist activities in Thailand's Southern provinces:...
Predictive analysis of terrorist activities in Thailand's Southern provinces:...IJECEIAES
 
Optimal model of vehicular ad-hoc network assisted by unmanned aerial vehicl...
Optimal model of vehicular ad-hoc network assisted by  unmanned aerial vehicl...Optimal model of vehicular ad-hoc network assisted by  unmanned aerial vehicl...
Optimal model of vehicular ad-hoc network assisted by unmanned aerial vehicl...IJECEIAES
 
Improving cyberbullying detection through multi-level machine learning
Improving cyberbullying detection through multi-level machine learningImproving cyberbullying detection through multi-level machine learning
Improving cyberbullying detection through multi-level machine learningIJECEIAES
 
Comparison of time series temperature prediction with autoregressive integrat...
Comparison of time series temperature prediction with autoregressive integrat...Comparison of time series temperature prediction with autoregressive integrat...
Comparison of time series temperature prediction with autoregressive integrat...IJECEIAES
 
Strengthening data integrity in academic document recording with blockchain a...
Strengthening data integrity in academic document recording with blockchain a...Strengthening data integrity in academic document recording with blockchain a...
Strengthening data integrity in academic document recording with blockchain a...IJECEIAES
 
Design of storage benchmark kit framework for supporting the file storage ret...
Design of storage benchmark kit framework for supporting the file storage ret...Design of storage benchmark kit framework for supporting the file storage ret...
Design of storage benchmark kit framework for supporting the file storage ret...IJECEIAES
 
Detection of diseases in rice leaf using convolutional neural network with tr...
Detection of diseases in rice leaf using convolutional neural network with tr...Detection of diseases in rice leaf using convolutional neural network with tr...
Detection of diseases in rice leaf using convolutional neural network with tr...IJECEIAES
 
A systematic review of in-memory database over multi-tenancy
A systematic review of in-memory database over multi-tenancyA systematic review of in-memory database over multi-tenancy
A systematic review of in-memory database over multi-tenancyIJECEIAES
 
Agriculture crop yield prediction using inertia based cat swarm optimization
Agriculture crop yield prediction using inertia based cat swarm optimizationAgriculture crop yield prediction using inertia based cat swarm optimization
Agriculture crop yield prediction using inertia based cat swarm optimizationIJECEIAES
 
Three layer hybrid learning to improve intrusion detection system performance
Three layer hybrid learning to improve intrusion detection system performanceThree layer hybrid learning to improve intrusion detection system performance
Three layer hybrid learning to improve intrusion detection system performanceIJECEIAES
 
Non-binary codes approach on the performance of short-packet full-duplex tran...
Non-binary codes approach on the performance of short-packet full-duplex tran...Non-binary codes approach on the performance of short-packet full-duplex tran...
Non-binary codes approach on the performance of short-packet full-duplex tran...IJECEIAES
 
Improved design and performance of the global rectenna system for wireless po...
Improved design and performance of the global rectenna system for wireless po...Improved design and performance of the global rectenna system for wireless po...
Improved design and performance of the global rectenna system for wireless po...IJECEIAES
 
Advanced hybrid algorithms for precise multipath channel estimation in next-g...
Advanced hybrid algorithms for precise multipath channel estimation in next-g...Advanced hybrid algorithms for precise multipath channel estimation in next-g...
Advanced hybrid algorithms for precise multipath channel estimation in next-g...IJECEIAES
 
Performance analysis of 2D optical code division multiple access through unde...
Performance analysis of 2D optical code division multiple access through unde...Performance analysis of 2D optical code division multiple access through unde...
Performance analysis of 2D optical code division multiple access through unde...IJECEIAES
 
On performance analysis of non-orthogonal multiple access downlink for cellul...
On performance analysis of non-orthogonal multiple access downlink for cellul...On performance analysis of non-orthogonal multiple access downlink for cellul...
On performance analysis of non-orthogonal multiple access downlink for cellul...IJECEIAES
 
Phase delay through slot-line beam switching microstrip patch array antenna d...
Phase delay through slot-line beam switching microstrip patch array antenna d...Phase delay through slot-line beam switching microstrip patch array antenna d...
Phase delay through slot-line beam switching microstrip patch array antenna d...IJECEIAES
 
A simple feed orthogonal excitation X-band dual circular polarized microstrip...
A simple feed orthogonal excitation X-band dual circular polarized microstrip...A simple feed orthogonal excitation X-band dual circular polarized microstrip...
A simple feed orthogonal excitation X-band dual circular polarized microstrip...IJECEIAES
 
A taxonomy on power optimization techniques for fifthgeneration heterogenous ...
A taxonomy on power optimization techniques for fifthgeneration heterogenous ...A taxonomy on power optimization techniques for fifthgeneration heterogenous ...
A taxonomy on power optimization techniques for fifthgeneration heterogenous ...IJECEIAES
 

More from IJECEIAES (20)

Cloud service ranking with an integration of k-means algorithm and decision-m...
Cloud service ranking with an integration of k-means algorithm and decision-m...Cloud service ranking with an integration of k-means algorithm and decision-m...
Cloud service ranking with an integration of k-means algorithm and decision-m...
 
Prediction of the risk of developing heart disease using logistic regression
Prediction of the risk of developing heart disease using logistic regressionPrediction of the risk of developing heart disease using logistic regression
Prediction of the risk of developing heart disease using logistic regression
 
Predictive analysis of terrorist activities in Thailand's Southern provinces:...
Predictive analysis of terrorist activities in Thailand's Southern provinces:...Predictive analysis of terrorist activities in Thailand's Southern provinces:...
Predictive analysis of terrorist activities in Thailand's Southern provinces:...
 
Optimal model of vehicular ad-hoc network assisted by unmanned aerial vehicl...
Optimal model of vehicular ad-hoc network assisted by  unmanned aerial vehicl...Optimal model of vehicular ad-hoc network assisted by  unmanned aerial vehicl...
Optimal model of vehicular ad-hoc network assisted by unmanned aerial vehicl...
 
Improving cyberbullying detection through multi-level machine learning
Improving cyberbullying detection through multi-level machine learningImproving cyberbullying detection through multi-level machine learning
Improving cyberbullying detection through multi-level machine learning
 
Comparison of time series temperature prediction with autoregressive integrat...
Comparison of time series temperature prediction with autoregressive integrat...Comparison of time series temperature prediction with autoregressive integrat...
Comparison of time series temperature prediction with autoregressive integrat...
 
Strengthening data integrity in academic document recording with blockchain a...
Strengthening data integrity in academic document recording with blockchain a...Strengthening data integrity in academic document recording with blockchain a...
Strengthening data integrity in academic document recording with blockchain a...
 
Design of storage benchmark kit framework for supporting the file storage ret...
Design of storage benchmark kit framework for supporting the file storage ret...Design of storage benchmark kit framework for supporting the file storage ret...
Design of storage benchmark kit framework for supporting the file storage ret...
 
Detection of diseases in rice leaf using convolutional neural network with tr...
Detection of diseases in rice leaf using convolutional neural network with tr...Detection of diseases in rice leaf using convolutional neural network with tr...
Detection of diseases in rice leaf using convolutional neural network with tr...
 
A systematic review of in-memory database over multi-tenancy
A systematic review of in-memory database over multi-tenancyA systematic review of in-memory database over multi-tenancy
A systematic review of in-memory database over multi-tenancy
 
Agriculture crop yield prediction using inertia based cat swarm optimization
Agriculture crop yield prediction using inertia based cat swarm optimizationAgriculture crop yield prediction using inertia based cat swarm optimization
Agriculture crop yield prediction using inertia based cat swarm optimization
 
Three layer hybrid learning to improve intrusion detection system performance
Three layer hybrid learning to improve intrusion detection system performanceThree layer hybrid learning to improve intrusion detection system performance
Three layer hybrid learning to improve intrusion detection system performance
 
Non-binary codes approach on the performance of short-packet full-duplex tran...
Non-binary codes approach on the performance of short-packet full-duplex tran...Non-binary codes approach on the performance of short-packet full-duplex tran...
Non-binary codes approach on the performance of short-packet full-duplex tran...
 
Improved design and performance of the global rectenna system for wireless po...
Improved design and performance of the global rectenna system for wireless po...Improved design and performance of the global rectenna system for wireless po...
Improved design and performance of the global rectenna system for wireless po...
 
Advanced hybrid algorithms for precise multipath channel estimation in next-g...
Advanced hybrid algorithms for precise multipath channel estimation in next-g...Advanced hybrid algorithms for precise multipath channel estimation in next-g...
Advanced hybrid algorithms for precise multipath channel estimation in next-g...
 
Performance analysis of 2D optical code division multiple access through unde...
Performance analysis of 2D optical code division multiple access through unde...Performance analysis of 2D optical code division multiple access through unde...
Performance analysis of 2D optical code division multiple access through unde...
 
On performance analysis of non-orthogonal multiple access downlink for cellul...
On performance analysis of non-orthogonal multiple access downlink for cellul...On performance analysis of non-orthogonal multiple access downlink for cellul...
On performance analysis of non-orthogonal multiple access downlink for cellul...
 
Phase delay through slot-line beam switching microstrip patch array antenna d...
Phase delay through slot-line beam switching microstrip patch array antenna d...Phase delay through slot-line beam switching microstrip patch array antenna d...
Phase delay through slot-line beam switching microstrip patch array antenna d...
 
A simple feed orthogonal excitation X-band dual circular polarized microstrip...
A simple feed orthogonal excitation X-band dual circular polarized microstrip...A simple feed orthogonal excitation X-band dual circular polarized microstrip...
A simple feed orthogonal excitation X-band dual circular polarized microstrip...
 
A taxonomy on power optimization techniques for fifthgeneration heterogenous ...
A taxonomy on power optimization techniques for fifthgeneration heterogenous ...A taxonomy on power optimization techniques for fifthgeneration heterogenous ...
A taxonomy on power optimization techniques for fifthgeneration heterogenous ...
 

Recently uploaded

Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptxIntroduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptxvipinkmenon1
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AIabhishek36461
 
power system scada applications and uses
power system scada applications and usespower system scada applications and uses
power system scada applications and usesDevarapalliHaritha
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxk795866
 
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx  fake news detection using machine learningchaitra-1.pptx  fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learningmisbanausheenparvam
 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfElectronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfme23b1001
 
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting  .Churning of Butter, Factors affecting  .
Churning of Butter, Factors affecting .Satyam Kumar
 
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )Tsuyoshi Horigome
 
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVHARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVRajaP95
 
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130Suhani Kapoor
 
HARMONY IN THE HUMAN BEING - Unit-II UHV-2
HARMONY IN THE HUMAN BEING - Unit-II UHV-2HARMONY IN THE HUMAN BEING - Unit-II UHV-2
HARMONY IN THE HUMAN BEING - Unit-II UHV-2RajaP95
 
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)dollysharma2066
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEroselinkalist12
 
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptxArtificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptxbritheesh05
 

Recently uploaded (20)

Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptxIntroduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptx
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AI
 
power system scada applications and uses
power system scada applications and usespower system scada applications and uses
power system scada applications and uses
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
 
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx  fake news detection using machine learningchaitra-1.pptx  fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
 
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Serviceyoung call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
 
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Serviceyoung call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfElectronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdf
 
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting  .Churning of Butter, Factors affecting  .
Churning of Butter, Factors affecting .
 
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
 
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVHARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
 
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
 
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
 
HARMONY IN THE HUMAN BEING - Unit-II UHV-2
HARMONY IN THE HUMAN BEING - Unit-II UHV-2HARMONY IN THE HUMAN BEING - Unit-II UHV-2
HARMONY IN THE HUMAN BEING - Unit-II UHV-2
 
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
 
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdfDesign and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
 
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptxArtificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptx
 

Arduino based 74-series integrated circuits testing system at gate level

  • 1. International Journal of Electrical and Computer Engineering (IJECE) Vol. 13, No. 5, October 2023, pp. 4950~4957 ISSN: 2088-8708, DOI: 10.11591/ijece.v13i5.pp4950-4957  4950 Journal homepage: http://ijece.iaescore.com Arduino based 74-series integrated circuits testing system at gate level Yasir Hashim, Marwa Awni, Abdullah Mufeed Computer Engineering Department, Faculty of Engineering, Tishk International University, Erbil, Iraq Article Info ABSTRACT Article history: Received Sep 13, 2022 Revised Jan 16, 2023 Accepted Jan 25, 2023 The goal of this research article is to build and implement a low-cost, user-friendly 74-series logic integrated circuits (ICs) tester that is independent of a computer. Depending on the truth table of the gates and the IC configuration, the logic IC tester will be able to test the operation of the 74 series logic gates (AND, OR, NOR, NAND, XOR) of those ICs. It is feasible to test a range of logic ICs with higher pin widths thanks to the proposed system’s usage of an Arduino Mega platform module as a microcontroller, which provides the ability to connect 54 programmed logic inputs or outputs. The versatility offered by this design and the use of a personal computer allow for the reprograming and updating of the logic IC functional tester. Any 74-series ICs testing outcome will be shown on liquid crystal display (LCD) at the gate level. The logic IC functional tester was successfully constructed and operates flawlessly. Keywords: 74-Series Integrated circuits Logic Logic gate Testing This is an open access article under the CC BY-SA license. Corresponding Author: Yasir Hashim Computer Engineering Department, Faculty of Engineering, Tishk International University 100 street, Erbil-Kurdistan, Iraq Email: yasir.hashim@tiu.edu.iq 1. INTRODUCTION One of the most crucial technologies for our needs is automation, which is crucial to the development of the world’s intelligent systems. In order to simplify and better organize the daily lives of thousands, automatic systems have been proliferating all over the world [1]. This study will offer a logic integrated circuit testing system with the capacity to perform gate-or unit-level tests [2]–[5]. The testing technology is far behind the manufacturing and design technologies, according to research related to the international technology roadmap for semiconductors (ITRS) [6], [7]. The quality and quantity will deteriorate if the testing technology stays the same [8]. The increasing rate of manufacturing technology is different from the tester’s testing capability. The major goal of the logic integrated circuits (ICs) functional tester research is to build a straightforward, reasonably priced system that can test logic IC functionality for fabrication, laboratory, or maintenance applications with the ability to update the database [9], [10]. The system has a user-friendly communication interface, which enables people without programming experience to create tests and utilize the system rapidly and effectively [11]. The system can also be utilized independently, without a computer interface. Additionally, the system will offer data storage so that users can access the result as a reference. The tester system can be used with common flip-flop ICs and ordinary transistor-transistor logic (TTL) basic gates [12]. The IC testers available in the market today are not flexible to re-programmed according to the users’ needs. Therefore, construct an IC tester which is affordable and user-friendly has been done in this research. The goal is to provide a reasonably priced IC tester for gate-level testing of 74-series TTL logic
  • 2. Int J Elec & Comp Eng ISSN: 2088-8708  Arduino based 74-series integrated circuits testing system at gate level (Yasir Hashim) 4951 ICs. The test procedure will be based on the truth table of the ICs gates, and this will enable the identification of any malfunctioning ICs gates or units. Additionally, the IC tester needs to be simple to use, small, light, portable, and power efficient. The provision of an IC tester in a portable form that is simple and practical to transport is the second goal of this study. In addition, we wish to build an IC tester which provides results easily to the users. Nowadays, almost all desktop and laptop personal computers (PC) available on the market have universal serial bus (USB) connections. So, the motivation is to provide an IC tester with capability to program by the USB interface communication port. The USB provides a single, standardized, easy-to-use way to connect to a computer [13], [14]. Instead of operating over a continuous range of signal amplitudes, digital ICs only function at a few predetermined levels or states. Computers, computer networks, modems, and frequency counters all employ these components [15], [16]. The basic building blocks of digital ICs are logic gates, which operate on binary data, or signals with only two distinct states known as low (logic 0) and high (logic 1) [17]–[21]. 2. METHOD The system’s flowchart, which is depicted in Figure 1, essentially explains in detail how the system operates. The algorithm and software were created in accordance with this flowchart of the testing procedure. Additionally, according to this flowchart, the first step is entering the IC No. or four times letter A (AAAA) for unknown ICs, after which the system checks to see if the IC is already in its database. If it is, testing the IC will begin based on the truth table of the ICs gates. Alternatively, if the user enters AAAA for unknown ICs, the system will check the first gate for all ICs in the database, after which the user will select the IC. The source code for the Arduino was created using the flowchart as a guide. The microcontroller will then be programmed with the source code following that. To ensure that the IC tester functions properly and efficiently, testing and calibration will be conducted. If errors are discovered, they will be investigated and fixed. If the user enters the wrong number, the outcome will be displayed on the liquid crystal display (LCD) as (IC not found or IC not work), according to the flowchart. If the user does not know the IC No., the must enter (AAAA), in which case the system will attempt to find the IC No. by applying the truth table on the first gate only for All ICs in the database. Once the system has located the IC No., it will test the IC in question based on the No. that has been discovered. Figure 1. Flowchart of the system
  • 3.  ISSN: 2088-8708 Int J Elec & Comp Eng, Vol. 13, No. 5, October 2023: 4950-4957 4952 As shown in Figure 2, the ICs 7400, 7408, 7486, and 7432 have the same pin configuration for inputs and outputs pins with two inputs and one output for each gate, but the IC 7404 pin configuration is completely different as well and has one input and one output for each gate. The system must have the flexibility to reprogram each pin as input or output depending on the pin configuration of the IC under test. Therefore, once the user inputs the IC No., the system will reprogram the pins in accordance with the IC No. The system will next apply the truth table of each gate to test whether it operates under appropriate conditions or not. As an example, Figure 3 shows the truth table that the system applies to each gate. Figure 2. 74-series logic ICs pin diagram (examples) Figure 3. Logic gates truth tables (examples) The system’s block diagram is depicted in Figure 4. The system is composed of four main blocks, the first of which is the Arduino Mega platform module [22], which serves as the system’s primary microcontroller. The Arduino Mega is a cheap platform with capability to connect 54 programmable logic inputs or outputs (from pin 0 to pin 53), and this feature makes it possible to test a variety of logic ICs with larger pin sizes [22].
  • 4. Int J Elec & Comp Eng ISSN: 2088-8708  Arduino based 74-series integrated circuits testing system at gate level (Yasir Hashim) 4953 The second block represents the IC holder socket; in this instance, the system has 40 pins for the IC holder, all of which are connected to the logic pins, making it simple to connect any IC of any size to the Arduino Mega platform and possible to quickly swap out the IC in question to test an alternative IC. The third block represents the 44 matrix keypad [23] where the IC number can be entered or (AAAA) for an unidentified IC number. The fourth block is a 16×2 LCD module [24], [25] with an 11C/12C serial converter to display the IC testing results. Depending on the gate level test, the results will appear for each gate as either “OK” or “NOT OK” depending on the truth table for that gate. The circuit diagram for the IC testing system is shown in Figure 5. This circuit consists of an Arduino Mega platform acting as a microcontroller connected to a 40-pin IC holder, a 4×4 keypad for entering the desired IC number for testing, a 16×2 LCD module displaying the results for each gate of the IC, an IC holder, and a battery for providing 9 volts of power. The device’s final working prototype is seen in Figure 6 installed on the same box. Figure 4. Block diagram of the system Figure 5. Circuit diagram of the system
  • 5.  ISSN: 2088-8708 Int J Elec & Comp Eng, Vol. 13, No. 5, October 2023: 4950-4957 4954 Figure 6. 7400 IC test with 1st and 3rd gates not work normally 3. RESULTS AND DISCUSSION The system has been put through a variety of logic IC tests, and the results demonstrate the system’s great accuracy for testing these ICs at the gate level. The test findings were as: testing of the 7400 logic IC (quad 2-input NAND gate IC) with defective first and third gates and normally functioning second and fourth gates is shown in Figure 6. Figures 7, 8, and 9 depict the testing of the quad 2-input NAND gate IC (7400), the quad 2-input NOR gate IC (7402), and the hex inverter gate IC (7404). Figure 10 depicts the outcome if the user enters (AAAA), at which point the system will check and identify the IC No. and begin checking the gates of this IC one by one, and in this case, the IC No. result was 7410 (triple 3-input NAND gate). All of the logic 74-series integrated circuits (ICs) that have already undergone good testing by the system are shown in Table 1. Figure 7. 7400 IC test with all 4 NAND gates work normally
  • 6. Int J Elec & Comp Eng ISSN: 2088-8708  Arduino based 74-series integrated circuits testing system at gate level (Yasir Hashim) 4955 Figure 8. 7402 IC test with all four NOR gates work normally Figure 9. 7404 IC test with all six NOT gates work normally Figure 10. Unknown IC test (AAAA)
  • 7.  ISSN: 2088-8708 Int J Elec & Comp Eng, Vol. 13, No. 5, October 2023: 4950-4957 4956 Table 1. The 74-serios ICs that have been tested by the system IC No. Description Company code 7400 quad 2- input NAND gate SN74LS00 7402 quad 2- input NOR gate SN74LS02 7404 hex inverter gate SN74LS04 7408 quad 2- input AND gate SN74LS08 7410 triple 3-input NAND gate SN74LS10 7411 triple 3-input AND gate SN74LS11 7420 dual 4-input NAND gate SN74LS20 7421 dual 4-input AND gate SN74LS21 7427 triple 3-input NOR gate SN74LS27 7486 quad 2-input XOR gate SN74LS86A 4. CONCLUSION This research is to create and construct a gate-level logic IC tester for the 74 series ICs. This system was created using the Arduino Mega platform which includes 54 logic pins to cope with ICs up to 40 pins in size. It has been used to test logic ICs 7400, 7402, 7404, 7408, 7410, 7411, 7420, 7421, 7427, and 7486, the results are in good agreement with the specifications of those ICs. The future work will be related with applying this system to test the flip-flop ICs. ACKNOWLEDGEMENTS The authors would like to thank Tishk International University (TIU) for their support. REFERENCES [1] Y. Hashim and M. N. Shakib, “Automatic control system of highway lights,” TELKOMNIKA (Telecommunication, Computing, Electronics and Control), vol. 18, no. 6, pp. 3123–3129, Dec. 2020, doi: 10.12928/telkomnika.v18i6.16497. [2] S. P. Lau, G. V Merrett, A. S. Weddell, and N. M. White, “A traffic-aware street lighting scheme for smart cities using autonomous networked sensors,” Computers and Electrical Engineering, vol. 45, pp. 192–207, Jul. 2015, doi: 10.1016/j.compeleceng.2015.06.011. [3] C. P. Janssen, S. F. Donker, D. P. Brumby, and A. L. Kun, “History and future of human-automation interaction,” International Journal of Human-Computer Studies, vol. 131, pp. 99–107, Nov. 2019, doi: 10.1016/j.ijhcs.2019.05.006. [4] B. Berberian, J.-C. Sarrazin, P. Le Blaye, and P. Haggard, “Automation technology and sense of control: a window on human agency,” PLoS ONE, vol. 7, no. 3, Mar. 2012, doi: 10.1371/journal.pone.0034075. [5] S. Madakam, R. M. Holmukhe, and D. K. Jaiswal, “The future digital work force: robotic process automation (RPA),” Journal of Information Systems and Technology Management, vol. 16, pp. 1–17, Jan. 2019, doi: 10.4301/S1807-1775201916001. [6] Y. Hashim and S. M. Hussein, “Si- and Ge-FinFET inverter circuits optimization based on driver to load transistor fin ratio,” Journal of Nano- and Electronic Physics, vol. 13, no. 6, 2021, doi: 10.21272/jnep.13(6).06011. [7] P. D. Fisher and R. Nesbitt, “The test of time. Clock-cycle estimation and test challenges for future microprocessors,” IEEE Circuits and Devices Magazine, vol. 14, no. 2, pp. 37–44, Mar. 1998, doi: 10.1109/101.666590. [8] K. N. Devika and R. Bhakthavatchalu, “Design of efficient programmable test-per-scan logic BIST modules,” in 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), Aug. 2017, pp. 1–6, doi: 10.1109/ICMDCS.2017.8211609. [9] B. Pradarelli, L. Latorre, M.-L. Flottes, Y. Bertrand, and P. Nouet, “Remote labs for industrial IC testing,” IEEE Transactions on Learning Technologies, vol. 2, no. 4, pp. 304–311, Oct. 2009, doi: 10.1109/TLT.2009.46. [10] C.-H. Yeh, J.-E. Chen, C.-J. Chang, and T.-C. Huang, “Using enhanced test systems based on digital IC test model for the improvement of test yield,” Electronics, vol. 11, no. 7, Mar. 2022, doi: 10.3390/electronics11071115. [11] Y.-H. Chen, C.-M. Hsu, and K.-J. Lee, “Test chips with scan-based logic arrays,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, no. 4, pp. 790–802, Apr. 2021, doi: 10.1109/TCAD.2020.3010478. [12] M. S. Ahmed, I. M. Umair, and K. Mehboob, “Microcontroller based IC tester,” in 2005 Student Conference on Engineering Sciences and Technology, Aug. 2005, pp. 1–4, doi: 10.1109/SCONEST.2005.4382884. [13] L. Ali, R. Sidek, I. Aris, M. A. M. Ali, and B. S. Suparjo, “Design of a low cost IC tester,” American Journal of Applied Sciences, vol. 2, no. 4, pp. 824–827, Apr. 2005, doi: 10.3844/ajassp.2005.824.827. [14] L. Ali, R. Sidek, I. Aris, B. S. Suparjo, and M. A. M. Ali, “Challenges and directions for testing IC,” Integration, vol. 37, no. 1, pp. 17–28, Feb. 2004, doi: 10.1016/j.vlsi.2003.09.006. [15] K. Vanitha and C. A. S. Moorthy, “Implementation of an integrated FPGA based automatic test equipment and test generation for digital circuits,” in 2013 International Conference on Information Communication and Embedded Systems (ICICES), Feb. 2013, pp. 741–746, doi: 10.1109/ICICES.2013.6508284. [16] D. R. Krishna, L. R. Krishna, D. S. Kumar, and P. S. Sunil, “Microprocessor based digital IC tester,” IETE Journal of Education, vol. 26, no. 3, pp. 105–110, Jul. 1985, doi: 10.1080/09747338.1985.11436066. [17] F. Van Veen, “An introduction to IC testing,” IEEE Spectrum, vol. 8, no. 12, pp. 28–37, Dec. 1971, doi: 10.1109/MSPEC.1971.5217887. [18] B. Xiao, X. Li, Y. Lin, and Y. Zhang, “Design and application of an IC chip test instrument based on HT46RU24,” in 2021 International Symposium on Computer Technology and Information Science (ISCTIS), Jun. 2021, pp. 235–238, doi: 10.1109/ISCTIS51085.2021.00056. [19] B. Rabakavi and S. Siddamal, “Design of high speed, reconfigurable multiple ICs tester using FPGA platform,” in 2018 International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques (ICEECCOT), Dec. 2018, pp. 909–914, doi: 10.1109/ICEECCOT43722.2018.9001588.
  • 8. Int J Elec & Comp Eng ISSN: 2088-8708  Arduino based 74-series integrated circuits testing system at gate level (Yasir Hashim) 4957 [20] Y.-C. Chang et al., “Design of the multifunction IC-EMC test board with off-board probes for evaluating a microcontroller,” in 2015 Asia-Pacific Symposium on Electromagnetic Compatibility (APEMC), May 2015, pp. 223–226, doi: 10.1109/APEMC.2015.7175301. [21] H. M. Ali, Y. Hashim, and G. A. Al-Sakkal, “Design and implementation of Arduino based robotic arm,” International Journal of Electrical and Computer Engineering (IJECE), vol. 12, no. 2, pp. 1411–1418, Apr. 2022, doi: 10.11591/ijece.v12i2.pp1411-1418. [22] Z. M. Livinsa, G. M. Valantina, M. S. G. Premi, and G. M. Sheeba, “A modern automatic cooking machine using Arduino Mega and IoT,” Journal of Physics: Conference Series, vol. 1770, no. 1, Mar. 2021, doi: 10.1088/1742-6596/1770/1/012027. [23] A. Z. Jidin, N. M. Yusof, and T. Sutikno, “Arduino based paperless queue management system,” (TELKOMNIKA) Telecommunication Computing Electronics and Control, vol. 14, no. 3, pp. 839–845, Sep. 2016, doi: 10.12928/telkomnika.v14i3.3114. [24] I. J. Hasan, B. M. Waheib, N. A. J. Salih, and N. I. Abdulkhaleq, “A global system for mobile communications-based electrical power consumption for a non-contact smart billing system,” International Journal of Electrical and Computer Engineering (IJECE), vol. 11, no. 6, pp. 4659–4666, Dec. 2021, doi: 10.11591/ijece.v11i6.pp4659-4666. [25] A. L. Dewi, J. E. Suseno, and Q. M. B. Soesanto, “Measurement device of nondestructive testing (NDT) of metanil yellow dye waste concentration using artificial neural network based on microcontroller,” IEEE Sensors Letters, vol. 6, no. 8, pp. 1–4, Aug. 2022, doi: 10.1109/LSENS.2022.3192865. BIOGRAPHIES OF AUTHORS Yasir Hashim (SMIEEE, MIET) graduated from the University of Mosul in Mosul, Iraq, with a B.Sc. and an M.Sc. in Electronics and Communications Engineering in 1991 and 1995, respectively. In 2013, he earned his doctorate in electrical engineering with a focus on micro- and nanoelectronics from Universiti Science Malaysia (USM), Penang, Malaysia. Microelectronics and Nanoelectronics, such as Nanowire Transistors, FinFET Transistors, and Multistage Logic Nano-inverters, are among his research interests. He is currently a Senior Lecturer at Tishk International University in Erbil, Kurdistan, Iraq’s Faculty of Engineering’s Department of Computer Engineering. Additionally, he reviews articles for esteemed publications like IEEE Sensors, IEEE Transaction on Device and Materials Reliability, Journal of Computational Electronics, and Nanoscale Research Letters. He can be contacted at email: yasir.hashim@tiu.edu.iq and yasir.hashim@ieee.org. Marwa Awni is now pursuing her M.Sc. in Computer System Engineering at Kurdistan University in Erbil, Iraq. She obtained her B.Sc in Electrical Engineering Department from Salahaddin University in 2014-2015 and a Higher Diploma in Computer and Control from Salahaddin University in 2021. Smart Systems is one of her research areas of interest in electronic and computer engineering. She is currently a Lecturer at Tishk International University in Erbil, Kurdistan, Iraq’s Faculty of Engineering’s Department of Computer Engineering. She can be contacted at email: marwa.awni@tiu.edu.iq. Abdullah Mufeed graduated with a B.Sc. in Computer Engineering in 2021 from Tishk International University in Erbil, Iraq, and is presently pursuing an M.Sc. in Computer System Engineering at Kurdistan University in Erbil, Iraq. Smart Systems is one of his areas of research interest in electronic and computer engineering. At the moment, he works as an IT service at Tishk International University in Erbil, Iraqi Kurdistan. He can be contacted at email: Abdullah.mufeed@tiu.edu.iq.